# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## **Freescale Semiconductor**

Data Sheet: Technical Data

Document Number: IMX53CEC Rev. 6, 03/2013



## i.MX53xD Applications Processors for Consumer Products

Silicon Version 2.1



Package Information Plastic Package Case TEPBGA-2 19 x 19 mm, 0.8 mm pitch Case FC-PBGA 12 x 12 mm PoP, 0.4 mm pitch

**Ordering Information** 

See Table 2 on page 4

## 1 Introduction

The i.MX53xD multimedia application processor represents Freescale Semiconductor's advanced implementation of the ARM Cortex<sup>TM</sup>-A8 core. It belongs to a growing family of multimedia-focused products that offer high performance processing and are optimized for lowest power consumption.

The i.MX53xD processor features ARM Cortex<sup>TM</sup>-A8 core, which operates at clock speeds as high as 1.2 GHz. It provides DDR2/LVDDR2-800, LPDDR2-800, or DDR3-800 DRAM memories. This device is suitable for applications such as the following:

- Tablets
- Smart devices
- Netbooks (web tablets)
- Nettops (Internet desktop devices)
- Thin clients
- Media phones
- Internet monitors
- High-end mobile Internet devices (MID)

1.	Intro	oduction
	1.1.	Functional Part Differences and Ordering
		Information
	1.2.	Features
2.	Arch	itectural Overview
	2.1.	Block Diagram
З.	Mod	ules List
		Special Signal Considerations 17
4.	Elect	trical Characteristics 17
	4.1.	Chip-Level Conditions 17
	4.2.	Power Supply Requirements and Restrictions 26
	4.3.	I/O DC Parameters 29
	4.4.	Output Buffer Impedance Characteristics 35
	4.5.	I/O AC Parameters 39
	4.6.	System Modules Timing 46
	4.7.	External Peripheral Interfaces Parameters 68
	4.8.	XTAL Electrical Specifications 144
5.	Boot	Mode Configuration 145
	5.1.	Boot Mode Configuration Pins 145
	5.2.	Boot Devices Interfaces Allocation 146
	5.3.	Power Setup During Boot 147
6.	Pack	age Information and Contact Assignments 148
	6.1.	19x19 mm Package Information 148
	6.2.	12 x 12 mm Package on Package (PoP)
		Information
7.	Revi	sion History





- High-end portable media players (PMP) with HD video capability
- Portable navigation devices (PND)

The flexibility of the i.MX53xD architecture allows for its use in a wide variety of applications. As the heart of the application chipset, the i.MX53xD processor provides all the interfaces for connecting peripherals, such as WLAN, Bluetooth<sup>™</sup>, GPS, hard drive, camera sensors, and dual displays.

Features of the i.MX53xD processor include the following:

- Applications processor—The i.MX53xD processors boost the capabilities of high-tier portable applications by satisfying the ever increasing MIPS needs of operating systems and games. Freescale's Dynamic Voltage and Frequency Scaling (DVFS) provides significant power reduction, allowing the device to run at lower voltage and frequency with sufficient MIPS for tasks such as audio decode.
- Multilevel memory system—The multilevel memory system of the i.MX53xD is based on the L1 instruction and data caches, L2 cache, internal and external memory. The i.MX53xD supports many types of external memory devices, including DDR2, low voltage DDR2, LPDDR2, DDR3, NOR Flash, PSRAM, cellular RAM, NAND Flash (MLC and SLC), OneNAND<sup>™</sup>, and managed NAND including eMMC up to rev 4.4.
- Smart speed technology—The i.MX53xD device has power management throughout the IC that enables the rich suite of multimedia features and peripherals to consume minimum power in both active and various low power modes. Smart speed technology enables the designer to deliver a feature-rich product requiring levels of power far lower than industry expectations.
- Multimedia powerhouse—The multimedia performance of the i.MX53xD processor ARM core is boosted by a multilevel cache system, Neon (including advanced SIMD, 32-bit single-precision floating point support) and vector floating point coprocessors. The system is further enhanced by a multi-standard hardware video codec, autonomous image processing unit (IPU), SD and HD720p triple video (TV) encoder with triple video DAC, and a programmable smart DMA (SDMA) controller.
- Powerful graphics acceleration—Graphics is the key to mobile game, navigation, web browsing, and other applications. The i.MX53xD processors provide two independent, integrated graphics processing units: an OpenGL<sup>®</sup> ES 2.0 3D graphics accelerator (33 Mtri/s, 200 Mpix/s, and 800 Mpix/s z-plane performance) and an OpenVG<sup>TM</sup> 1.1 2D graphics accelerator (200 Mpix/s).
- Interface flexibility—The i.MX53xD processor supports connection to a variety of interfaces, including LCD controller for two displays and CMOS sensor interface, high-speed USB on-the-go with PHY, plus three high-speed USB hosts, multiple expansion card ports (high-speed MMC/SDIO host and others), 10/100 Ethernet controller, and a variety of other popular interfaces (PATA, UART, I<sup>2</sup>C, and I<sup>2</sup>S serial audio, among others).
- Advanced security—The i.MX53xD processors deliver hardware-enabled security features that enable secure e-commerce, digital rights management (DRM), information encryption, secure boot, and secure software downloads. For detailed information about the i.MX53xD security features contact a Freescale representative.

The i.MX53xD application processor is a follow-on to the i.MX51, with improved performance, power efficiency, and multimedia capabilities.

## **1.1** Functional Part Differences and Ordering Information

Table 1shows the functional differences between the different parts in the i.MX53 family.

Feature	i.MX535	i.MX538	
Example Applications Tablet, Video IP Phone, Connecte Telehealth, Digital Signage		Tablet, MID, Smartphone	
Core	1–1.2 GHz ARM Cortex™-A8	1 GHz ARM Cortex™-A8	
Memory	2 GB, x32 LPDDR2/DDR2/DDR3	2 GB, x32 LP-DDR2	
Video Decode	Hardware (1080p30)	Hardware (1080p30)	
Video Encode	Hardware (720p30)	Hardware (720p30)	
3D GPU	OpenGL/ES 2.0	OpenGL/ES 2.0	
	33 Mtri/s, 200 Mpix/s	33 Mtri/s, 200 Mpix/s	
2D GPU	OpenVG 1.1, 200 Mpix/s	OpenVG 1.1, 200 Mpix/s	
LCD IF	Parallel, LVDS	Parallel, LVDS	
Video Out	VGA HD1080p60	VGA HD1080p60	
Camera I/F	2x 20-bit Parallel	2x 20-bit Parallel	
Ethernet 10/100		10/100	
SATA S-ATA II 1.5 Gbps		S-ATA II 1.5 Gbps	
CAN	n/a	n/a	
MLB	n/a	n/a	
USB	Four HS USB2.0: 1xHS OTG + PHY 1xHost + PHY 2xHost + ULPI/IC-USB	Four HS USB2.0: 1xHS OTG + PHY 1xHost + PHY 2xHost + ULPI/IC-USB	
SDIO I/F	3x SD/MMC 4.3 1x SD/MMC 4.4	3x SD/MMC 4.3 1x SD/MMC 4.4	
SPI I/F	3x SPI	3x SPI	
I2C I/F	3x I2C	3x I2C	
Other	5x UART, P-ATA, 3x I2S, S/PDIF Tx/Rx, ESAI	5x UART, P-ATA, 3x I2S, S/PDIF Tx/Rx, ESAI	
Package	19x19 0.8P TE-BGA	12x12 0.4P PoP	
Qual. Consumer		Consumer	

#### Table 1. i.MX53 Parts Functional Differences

Table 2 provides ordering information.

Part Number	Mask Set	CPU Frequency	Case Temperature Range ( <sup>°</sup> C)	Package <sup>1</sup>
MCIMX535DVV1C	N78C	1 GHz	-20 to +85	19 x 19 mm, 0.8 mm pitch BGA Case TEPBGA-2
SCIMX538DZK1C	N78C	1 GHz	-20 to +85	12 x 12 mm PoP, 0.4 mm pitch BGA Case FC-PBGA

Table 2. Ordering Information

<sup>1</sup> Case TEPBGA-2 and FC-PBGA are RoHS compliant, lead-free MSL (moisture sensitivity level) 3.

### 1.2 Features

The i.MX53xD multimedia applications processor (AP) is based on the ARM Platform, which has the following features:

- MMU, L1 instruction and L1 data cache
- Unified L2 cache
- Maximum frequency of the core (including Neon, VFPv3 and L1 cache): 1–1.2 GHz
- Neon coprocessor (SIMD media processing architecture) and vector floating point (VFP-Lite) coprocessor supporting VFPv3
- TrustZone

The memory system consists of the following components:

- Level 1 cache:
  - Instruction (32 Kbyte)
  - Data (32 Kbyte)
- Level 2 cache:
  - Unified instruction and data (256 Kbyte)
- Level 2 (internal) memory:
  - Boot ROM, including HAB (64 Kbyte)
  - Internal multimedia/shared, fast access RAM (128 Kbyte)
  - Secure/non-secure RAM (16 Kbyte)
- External memory interfaces:
  - 16/32-bit DDR2-800, LV-DDR2-800 or DDR3-800 up to 2 Gbyte
  - 32-bit LPDDR2
  - 8/16-bit NAND SLC/MLC Flash, up to 66 MHz, 4/8/14/16-bit ECC
  - 8/16-bit NOR Flash, PSRAM, and cellular RAM.
  - 32-bit multiplexed mode NOR Flash, PSRAM & cellular RAM.
  - 8-bit Asynchronous (DTACK mode) EIM interface.

- All EIM pins are muxed on other interfaces (data with NFC pins). I/O muxing logic selects EIM port, as primary muxing at system boot.
- Samsung OneNAND<sup>TM</sup> and managed NAND including eMMC up to rev 4.4 (in muxed I/O mode)

The i.MX53xD system is built around the following system on chip interfaces:

- 64-bit AMBA AXI v1.0 bus—used by ARM platform, multimedia accelerators (such as VPU, IPU, GPU3D, GPU2D) and the external memory controller (EXTMC) operating at 200 MHz.
- 32-bit AMBA AHB 2.0 bus—used by the rest of the bus master peripherals operating at 133 MHz.
- 32-bit IP bus—peripheral bus used for control (and slow data traffic) of the most system peripheral devices operating at 66 MHz.

The i.MX53xD makes use of dedicated hardware accelerators to achieve state-of-the-art multimedia performance. The use of hardware accelerators provides both high performance and low power consumption while freeing up the CPU core for other tasks.

The i.MX53xD incorporates the following hardware accelerators:

- VPU, version 3—video processing unit
- GPU3D—3D graphics processing unit, OpenGL ES 2.0, version 3, 33 Mtri/s, 200 Mpix/s, and 800 Mpix/s z-plane performance, 256 Kbyte RAM memory
- GPU2D—2D graphics accelerator, OpenVG 1.1, version 1, 200 Mpix/s performance,
- IPU, version 3M—image processing unit
- ASRC—asynchronous sample rate converter

The i.MX53xD includes the following interfaces to external devices:

#### NOTE

Not all interfaces are available simultaneously, depending on I/O multiplexer configuration.

- Hard disk drives:
  - PATA, up to U-DMA mode 5, 100 MByte/s
  - SATA II, 1.5 Gbps
- Displays:
  - Five interfaces available. Total rate of all interfaces is up to 180 Mpixels/s, 24 bpp. Up to two
    interfaces may be active at once.
  - Two parallel 24-bit display ports. The primary port is up to 165 Mpix/s (for example, UXGA at 60 Hz).
  - LVDS serial ports: one dual channel port up to 165 Mpix/s or two independent single channel ports up to 85 MP/s (for example, WXGA at 60 Hz) each.
  - TV-out/VGA port up to 150 Mpix/s (for example, 1080p60).
- Camera sensors:
  - Two parallel 20-bit camera ports. Primary up to 180-MHz peak clock frequency, secondary up to 120-MHz peak clock frequency.

- Expansion cards:
  - Four SD/MMC card ports: three supporting 416 Mbps (8-bit i/f) and one enhanced port supporting 832 Mbps (8-bit, eMMC 4.4).
- USB
  - High-speed (HS) USB 2.0 OTG (up to 480 Mbps), with integrated HS USB PHY
  - Three USB 2.0 (480 Mbps) hosts:
    - High-speed host with integrated on-chip high-speed PHY
    - Two high-speed hosts for external HS/FS transceivers through ULPI/serial, support IC-USB
- Miscellaneous interfaces:
  - One-wire (OWIRE) port
  - Three I2S/SSI/AC97 ports, supporting up to 1.4 Mbps, each connected to audio multiplexer (AUDMUX) providing four external ports.
  - Five UART RS232 ports, up to 4.0 Mbps each. One supports 8-wire, the other four support 4-wire.
  - Two high speed enhanced CSPI (ECSPI) ports plus one CSPI port
  - Three I<sup>2</sup>C ports, supporting 400 kbps
  - Fast Ethernet controller, 10/100 Mbps
  - Sony Phillips Digital Interface (SPDIF), Rx and Tx
  - Enhanced serial audio interface (ESAI), up to 1.4 Mbps each channel
  - Key pad port (KPP)
  - Two pulse-width modulators (PWM)
  - GPIO with interrupt capabilities

The system supports efficient and smart power control and clocking:

- Supporting DVFS (dynamic voltage and frequency scaling) technique for low power modes
- Power gating SRPG (State Retention Power Gating) for ARM core and Neon
- Support for various levels of system power modes
- Flexible clock gating control scheme
- On-chip temperature monitor
- On-chip oscillator amplifier supporting 32.768 kHz external crystal
- On-chip LDO voltage regulators for PLLs

Security functions are enabled and accelerated by the following hardware/features:

- ARM TrustZone including the TZ architecture (separation of interrupts, memory mapping, and so on)
- Secure JTAG controller (SJC)—Protecting JTAG from debug port attacks by regulating or blocking the access to the system debug features
- Secure real-time clock (SRTC)—Tamper resistant RTC with dedicated power domain and mechanism to detect voltage and clock glitches
- Real-time integrity checker, version 3 (RTICv3)—RTIC type1, enhanced with SHA-256 engine

- SAHARAv4 Lite—Cryptographic accelerator that includes true random number generator (TRNG)
- Security controller, version 2 (SCCv2)—Improved SCC with AES engine, secure/non-secure RAM and support for multiple keys as well as TZ/non-TZ separation
- Central security unit (CSU)—Enhancement for the IIM (IC Identification Module). CSU is configured during boot by eFUSEs, and determines the security level operation mode as well as the TrustZone (TZ) policy
- Advanced High Assurance Boot (A-HAB)—HAB with the following embedded enhancements: SHA-256, 2048-bit RSA key, version control mechanism, warm boot, CSU, and TZ initialization


Architectural Overview

## 2 Architectural Overview

The following subsections provide an architectural overview of the i.MX53xD processor system.

## 2.1 Block Diagram

Figure 1 shows the functional modules in the i.MX53xD processor system.





### NOTE

The numbers in brackets indicate number of module instances. For example, PWM (2) indicates two separate PWM peripherals.

The i.MX53xD processor contains a variety of digital and analog modules. Table 3 describes these modules in alphabetical order.

Block Mnemonic	Block Name	Subsystem	Brief Description
ARM	ARM Platform	ARM	The ARM Cortex <sup>TM</sup> A8 platform consists of the ARM processor version r2p5 (with TrustZone) and its essential sub-blocks. It contains the 32 Kbyte L1 instruction cache, 32 Kbyte L1 data cache, Level 2 cache controller and a 256 Kbyte L2 cache. The platform also contains an event monitor and debug modules. It also has a NEON coprocessor with SIMD media processing architecture, a register file with 32/64-bit general-purpose registers, an integer execute pipeline (ALU, Shift, MAC), dual single-precision floating point execute pipelines (FADD, FMUL), a load/store and permute pipeline and a non-pipelined vector floating point (VFP Lite) coprocessor supporting VFPv3.
ASRC	Asynchronous Sample Rate Converter	Multimedia Peripherals	The asynchronous sample rate converter (ASRC) converts the sampling rate of a signal associated to an input clock into a signal associated to a different output clock. The ASRC supports concurrent sample rate conversion of up to 10 channels of about -120 dB THD+N. The sample rate conversion of each channel is associated to a pair of incoming and outgoing sampling rates. The ASRC supports up to three sampling rate pairs.
AUDMUX	Digital Audio Multiplexer	Multimedia Peripherals	The AUDMUX is a programmable interconnect for voice, audio, and synchronous data routing between host serial interfaces (for example, SSI1, SSI2, and SSI3) and peripheral serial interfaces (audio and voice codecs). The AUDMUX has seven ports (three internal and four external) with identical functionality and programming models. A desired connectivity is achieved by configuring two or more AUDMUX ports.
CAMP-1 CAMP-2	Clock Amplifier	Clocks, Resets, and Power Control	Clock amplifier
CCM GPC SRC	Clock Control Module Global Power Controller System Reset Controller	Clocks, Resets, and Power Control	These modules are responsible for clock and reset distribution in the system, as well as for system power management. The system includes four PLLs.
CSPI ECSPI-1 ECSPI-2	Configurable SPI, Enhanced CSPI	Connectivity Peripherals	Full-duplex enhanced synchronous serial interface, with data rates 16-60 Mbit/s. It is configurable to support master/slave modes. In Master mode it supports four slave selects for multiple peripherals.
CSU	Central Security Unit	Security	The central security unit (CSU) is responsible for setting comprehensive security policy within the i.MX53xD platform, and for sharing security information between the various security modules. The security control registers (SCR) of the CSU are set during boot time by the high assurance boot (HAB) code and are locked to prevent further writing.

#### Table 3. i.MX53xD Digital and Analog Blocks

Block Mnemonic	Block Name	Subsystem	Brief Description
DEBUG	Debug System	System Control	The debug system provides real-time trace debug capability of both instructions and data. It supports a trace protocol that is an integral part of the ARM Real Time Debug solution (RealView). Real-time tracing is controlled by specifying a set of triggering and filtering resources, which include address and data comparators, three cross-system triggers (CTI), counters, and sequencers. debug access port (DAP)— The DAP provides real-time access for the debugger without halting the core to system memory, peripheral register, debug configuration registers and JTAG scan chains.
EXTMC	External Memory Controller	Connectivity Peripherals	<ul> <li>The EXTMC is an external and internal memory interface. It performs arbitration between multi-AXI masters to multi-memory controllers, divided into four major channels, fast memories (DDR2/DDR3/LPDDR2) channel, slow memories (NOR-FLASH / PSRAM / NAND-FLASH etc.) channel, internal memory (RAM, ROM) channel and graphical memory (GMEM) channel.</li> <li>In order to increase the bandwidth performance, the EXTMC separates the buffering and the arbitration between different channels so parallel accesses can occur. By separating the channels, slow accesses do not interfere with fast accesses.</li> <li>EXTMC Features: <ul> <li>64-bit and 32-bit AXI ports</li> <li>Enhanced arbitration scheme for fast channel, including dynamic master priority, and taking into account which pages are open or closed and what type (read or write) was the last access</li> <li>Flexible bank interleaving</li> <li>Support 16/32-bit DDR2-800 or DDR3-800 or LPDDR2.</li> <li>Support NFC, EIM signal muxing scheme.</li> <li>Support NFC, EIM signal muxing scheme.</li> <li>Support 4/8/14/16-bit ECC, page sizes of 512-B, 2-KB and 4-KB Nand-Flash (including MLC)</li> <li>Multiple chip selects (up to 4).</li> <li>Enhanced DDR memory controller, supporting access latency hiding</li> <li>Support watermark for security (internal and external memories)</li> </ul> </li> </ul>
EPIT-1 EPIT-2	Enhanced Periodic Interrupt Timer	Timer Peripherals	Each EPIT is a 32-bit "set and forget" timer that starts counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention. It has a 12-bit prescaler for division of input clock frequency to get the required time setting for the interrupts to occur, and counter values can be programmed on the fly.
ESAI	Enhanced Serial Audio Interface	Connectivity Peripherals	The enhanced serial audio interface (ESAI) provides a full-duplex serial port for serial communication with a variety of serial devices, including industry-standard codecs, SPDIF transceivers, and other processors. The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator. The ESAI has 12 pins for data and clocking connection to external devices.

Table 3. i.MX53xD Digital and	Analog Blocks (continued)
-------------------------------	---------------------------

Block Mnemonic	Block Name	Subsystem	Brief Description
ESDHCV3-3	Ultra-High- Speed eMMC / SD Host Controller	Connectivity Peripherals	<ul> <li>Ultra high-speed eMMC / SD host controller, enhanced to support eMMC</li> <li>4.4 standard specification, for 832 MBps.</li> <li>Port 3 is specifically enhanced to support eMMC 4.4 specification, for double data rate (832 Mbps, 8-bit port).</li> <li>ESDHCV3 is backward compatible to ESDHCV2 and supports all the features of ESDHCV2 as described below.</li> </ul>
ESDHCV2-1 ESDHCV2-2 ESDHCv2-4	Enhanced Multi-Media Card / Secure Digital Host Controller		<ul> <li>Enhanced multimedia card / secure digital host controller</li> <li>Ports 1, 2, and 4 are compatible with the "MMC System Specification" version 4.3, full support and supporting 1, 4 or 8-bit data.</li> <li>The generic features of the eSDHCv2 module, when serving as SD / MMC host, include the following:</li> <li>Can be configured either as SD / MMC controller</li> <li>Supports eSD and eMMC standard, for SD/MMC embedded type cards</li> <li>Conforms to SD Host Controller Standard Specification, version 2.0, full support.</li> <li>Compatible with the SD Memory Card Specification, version 1.1</li> <li>Compatible with the SDIO Card Specification, version 1.2</li> <li>Designed to work with SD memory, miniSD memory, SDIO, miniSDIO, SD Combo, MMC and MMC RS cards</li> <li>Configurable to work in one of the following modes:         <ul> <li>—SD/SDIO 1-bit, 4-bit</li> <li>—MMC 1-bit, 4-bit</li> <li>Full/high speed mode.</li> <li>Host clock frequency variable between 32 kHz to 52 MHz</li> <li>Up to 200 Mbps data transfer for SD/SDIO cards using 4 parallel data lines</li> </ul> </li> </ul>
FEC	Fast Ethernet Controller	Connectivity Peripherals	The Ethernet media access controller (MAC) is designed to support both 10 Mbps and 100 Mbps Ethernet/IEEE Std 802.3 <sup>™</sup> networks. An external transceiver interface and transceiver function are required to complete the interface to the media.
FIRI	Fast Infrared Interface	Connectivity Peripherals	Fast infrared interface
GPIO-1 GPIO-2 GPIO-3 GPIO-4 GPIO-5 GPIO-6 GPIO-7	General Purpose I/O Modules	System Control Peripherals	These modules are used for general purpose input/output to external ICs. Each GPIO module supports up to 32 bits of I/O.
GPT	General Purpose Timer	Timer Peripherals	Each GPT is a 32-bit "free-running" or "set and forget" mode timer with a programmable prescaler and compare and capture register. A timer counter value can be captured using an external event, and can be configured to trigger a capture event on either the leading or trailing edges of an input pulse. When the timer is configured to operate in "set and forget" mode, it is capable of providing precise interrupts at regular intervals with minimal processor intervention. The counter has output compare logic to provide the status and interrupt at comparison. This timer can be configured to run either on an external clock or on an internal clock.

Block Mnemonic	Block Name	Subsystem	Brief Description
GPU3D	Graphics Processing Unit	Multimedia Peripherals	The GPU, version 3, provides hardware acceleration for 2D and 3D graphics algorithms with sufficient processor power to run desk-top quality interactive graphics applications on displays up to HD1080 resolution. It supports color representation up to 32 bits per pixel. GPU enables high-performance mobile 3D and 2D vector graphics at rates up to 33 Mtriangles/s, 200 Mpix/s, 800 Mpix/s (z).
GPU2D	Graphics Processing Unit-2D	Multimedia Peripherals	The GPU2D version 1, provides hardware acceleration for 2D graphic algorithms with sufficient processor power to run desk-top quality interactive graphics applications on displays up to HD1080 resolution.
12C-1 12C-2 12C-3	I <sup>2</sup> C Controller	Connectivity Peripherals	I <sup>2</sup> C provides serial interface for controlling peripheral devices. Data rates of up to 400 kbps are supported.
IIM	IC Identification Module	Security	The IC identification module (IIM) provides an interface for reading, programming, and/or overriding identification and control information stored in on-chip fuse elements. The module supports electrically programmable poly fuses (e-Fuses). The IIM also provides a set of volatile software-accessible signals that can be used for software control of hardware elements not requiring non-volatility. The IIM provides the primary user-visible mechanism for interfacing with on-chip fuse elements. Among the uses for the fuses are unique chip identifiers, mask revision numbers, cryptographic keys, JTAG secure mode, boot characteristics, and various control signals requiring permanent non-volatility. The IIM also provides up to 28 volatile control signals. The IIM consists of a master controller, a software fuse value shadow cache, and a set of registers to hold the values of signals visible outside the module. IIM interfaces to the electrical fuse array (split to banks). Enabled to set up boot modes, security levels, security keys and many other system parameters. i.MX53xDA consists of 4 x 256-bit + 1 x 128-bit fuse-banks (total 1152 bits) through IIM interface.
IOMUXC	IOMUX Control	System Control Peripherals	This module enables flexible I/O multiplexing. Each I/O pad has default as well as several alternate functions. The alternate functions are software configurable.
IPU	Image Processing Unit	Multimedia Peripherals	<ul> <li>Version 3M IPU enables connectivity to displays, relevant processing and synchronization. It supports two display ports and two camera ports, through the following interfaces:</li> <li>Legacy parallel interfaces</li> <li>Single/dual channel LVDS display interface</li> <li>Analog TV or VGA interfaces</li> <li>The processing includes:</li> <li>Image enhancement—color adjustment and gamut mapping, gamma correction and contrast enhancement</li> <li>Video/graphics combining</li> <li>Support for display backlight reduction</li> <li>Image conversion—resizing, rotation, inversion and color space conversion</li> <li>Hardware de-interlacing support</li> <li>Synchronization and control capabilities, allowing autonomous operation.</li> </ul>

Table 3. i.MX53xD Digital and Analog	g Blocks (continued)
--------------------------------------	----------------------

Table 3. i.MX53xD Digital and	d Analog Blocks (	(continued)
-------------------------------	-------------------	-------------

Block Mnemonic	Block Name	Subsystem	Brief Description
KPP	Keypad Port	Connectivity Peripherals	<ul> <li>The KPP supports an 8 × 8 external keypad matrix. The KPP features are as follows:</li> <li>Open drain design</li> <li>Glitch suppression circuit design</li> <li>Multiple keys detection</li> <li>Standby key press detection</li> </ul>
LDB	LVDS Display Bridge	Connectivity Peripherals	<ul> <li>LVDS display bridge is used to connect the IPU (image processing unit) to external LVDS display interface. LDB supports two channels; each channel has following signals:</li> <li>1 clock pair</li> <li>4 data pairs</li> <li>On-chip differential drivers are provided for each pair.</li> </ul>
OWIRE	One-Wire Interface	Connectivity Peripherals	One-wire support provided for interfacing with an on-board EEPROM, and smart battery interfaces, for example, Dallas DS2502.
PATA	Parallel ATA	Connectivity Peripherals	The PATA block is a AT attachment host interface. Its main use is to interface with hard disk drives and optical disc drives. It interfaces with the ATA-6 compliant device over a number of ATA signals. It is possible to connect a bus buffer between the host side and the device side.
PWM-1 PWM-2	Pulse Width Modulation	Connectivity Peripherals	The pulse-width modulator (PWM) has a 16-bit counter and is optimized to generate sound from stored sample audio images. It can also generate tones. The PWM uses 16-bit resolution and a 4 x 16 data FIFO to generate sound.
INTRAM	Internal RAM	Internal Memory	Internal RAM, shared with VPU. The on-chip memory controller (OCRAM) module, is an interface between the system's AXI bus, to the internal (on-chip) SRAM memory module. It is used for controlling the 128 KB multimedia RAM, through a 64-bit AXI bus.
BOOTROM	Boot ROM	Internal Memory	Supports secure and regular boot modes. The ROM controller supports ROM patching.
RTIC	Run-Time Integrity Checker	Security	Protecting read only data from modification is one of the basic elements in trusted platforms. The run-time integrity checker, version 3 (RTIC) block is a data-monitoring device responsible for ensuring that the memory content is not corrupted during program execution. The RTIC mechanism periodically checks the integrity of code or data sections during normal OS run-time execution without interfering with normal operation. The purpose of the RTIC is to ensure the integrity of the peripheral memory contents, protect against unauthorized external memory elements replacement and assist with boot authentication.
SAHARA	SAHARA Security Accelerator	Security	SAHARA (symmetric/asymmetric hashing and random accelerator), version 4, is a security coprocessor. It implements symmetric encryption algorithms, (AES, DES, 3DES, RC4 and C2), public key algorithms (RSA and ECC), hashing algorithms (MD5, SHA-1, SHA-224 and SHA-256), and a hardware true random number generator. It has a slave IP Bus interface for the host to write configuration and command information, and to read status information. It also has a DMA controller, with an AHB bus interface, to reduce the burden on the host to move the required data to and from memory.

Block Mnemonic	Block Name	Subsystem	Brief Description
SATA	Serial ATA	Connectivity Peripherals	SATA HDD interface, includes the SATA controller and the PHY. It is a complete mixed-signal IP solution for SATA HDD connectivity.
SCCv2	Security Controller, ver. 2	Security	The security controller is a security assurance hardware module designed to safely hold sensitive data, such as encryption keys, digital right management (DRM) keys, passwords and biometrics reference data. The SCCv2 monitors the system's alert signal to determine if the data paths to and from it are secure, that is, it cannot be accessed from outside of the defined security perimeter. If not, it erases all sensitive data on its internal RAM. The SCCv2 also features a key encryption module (KEM) that allows non-volatile (external memory) storage of any sensitive data that is temporarily not in use. The KEM utilizes a device-specific hidden secret key and a symmetric cryptographic algorithm to transform the sensitive data into encrypted data.
SDMA	Smart Direct Memory Access	System Control Peripherals	<ul> <li>The SDMA is multi-channel flexible DMA engine. It helps in maximizing system performance by off loading various cores in dynamic data routing.</li> <li>The SDMA features list is as follows:</li> <li>Powered by a 16-bit instruction-set micro-RISC engine</li> <li>Multi-channel DMA supports up to 32 time-division multiplexed DMA channels</li> <li>48 events with total flexibility to trigger any combination of channels</li> <li>Memory accesses including linear, FIFO, and 2D addressing</li> <li>Shared peripherals between ARM and SDMA</li> <li>Very fast context-switching with two-level priority-based preemptive multi-tasking</li> <li>DMA units with auto-flush and prefetch capability</li> <li>Flexible address management for DMA transfers (increment, decrement, and no address changes on source and destination address)</li> <li>DMA ports can handle unidirectional and bidirectional flows (copy mode)</li> <li>Up to 8-word buffer for configurable burst transfers to / from the EXTMC</li> <li>Support of byte swapping and CRC calculations</li> <li>A library of scripts and API is available</li> </ul>
SECRAM	Secure / Non-secure RAM	Internal Memory	Secure / non-secure Internal RAM, controlled by SCC.
SJC	Secure JTAG Interface	System Control Peripherals	JTAG manipulation is a known hacker's method of executing unauthorized program code, getting control over secure applications, and running code in privileged modes. The JTAG port provides a debug access to several hardware blocks including the ARM processor and the system bus. The JTAG port must be accessible during platform initial laboratory bring-up, manufacturing tests and troubleshooting, as well as for software debugging by authorized entities. However, in order to properly secure the system, unauthorized JTAG usage should be strictly forbidden. In order to prevent JTAG manipulation while allowing access for manufacturing tests and software debugging, the i.MX53xD processor incorporates a mechanism for regulating JTAG access. SJC provides four different JTAG security modes that can be selected through an e-fuse configuration.
SPBA	Shared Peripheral Bus Arbiter	System Control Peripherals	SPBA (shared peripheral bus arbiter) is a two-to-one IP bus interface (IP bus) arbiter.

#### Table 3. i.MX53xD Digital and Analog Blocks (continued)

Block Mnemonic	Block Name	Subsystem	Brief Description			
SPDIF	Sony Philips Digital Interface	Multimedia Peripherals	A standard digital audio transmission protocol developed jointly by the Sony and Philips corporations. Both transmitter and receiver functionalists are supported.			
SRTC	Secure Real Time Clock	Security	The SRTC incorporates a special system state retention register (SSRR) that stores system parameters during system shutdown modes. This register and all SRTC counters are powered by dedicated supply rail NVCC_SRTC_POW. The NVCC_SRTC_POW can be energized separately even if all other supply rails are shut down. This register is helpful for storing warm boot parameters. The SSRR also stores the system security state. In case of a security violation, the SSRR mark the event (security violation indication).			
SSI-1 SSI-2 SSI-3	I2S/SSI/AC97 Interface	Connectivity Peripherals	The SSI is a full-duplex synchronous interface used on the i.MX53xDA processor to provide connectivity with off-chip audio peripherals. The SSI interfaces connect internally to the AUDMUX for mapping to external ports. The SSI supports a wide variety of protocols (SSI normal, SSI network, I2S, and AC-97), bit depths (up to 24 bits per word), and clock/frame sync options. Each SSI has two pairs of 8 x 24 FIFOs and hardware support for an external DMA controller in order to minimize its impact on system performance. The second pair of FIFOs provides hardware interleaving of a second audio stream, which reduces CPU overhead in use cases where two time slots are being used simultaneously.			
Temperature Monitor	(Part of SATA Block)	System Control Peripherals	The temperature sensor is an internal module to the i.MX53xD that monitors the die temperature. The monitor is capable in generating SW interrupt, or trigger the CCM, to reduce the core operating frequency.			
TVE	TV Encoder	Multimedia	The TV encoder, version 2.1 is implemented in conjunction with the image processing unit (IPU) allowing handheld devices to display captured still images and video directly on a TV or LCD projector. It supports composite PAL/NTSC, VGA, S-video, and component up to HD1080p analog video outputs.			
TZIC	TrustZone Aware Interrupt Controller	ARM/Control	The TrustZone interrupt controller (TZIC) collects interrupt requests from all i.MX53xD sources and routes them to the ARM core. Each interrupt can be configured as a normal or a secure interrupt. Software Force Registers and software Priority Masking are also supported.			
UART-1 UART-2 UART-3 UART-4 UART-5	UART Interface	Connectivity Peripherals	<ul> <li>Each of the UART blocks supports the following serial data transmit/receive protocols and configurations:</li> <li>7 or 8-bit data words, 1 or 2 stop bits, programmable parity (even, odd, or none)</li> <li>Programmable bit-rates up to 4 Mbps. This is a higher max baud rate relative to the 1.875 Mbps, which is specified by the TIA/EIA-232-F standard.</li> <li>32-byte FIFO on Tx and 32 half-word FIFO on Rx supporting auto-baud</li> <li>IrDA 1.0 support (up to SIR speed of 115200 bps)</li> <li>Option to operate as 8-pins full UART, DCE, or DTE</li> </ul>			

[			
Block Mnemonic	Block Name	Subsystem	Brief Description
USB	USB Controller	Connectivity Peripherals	<ul> <li>USB supports USB2.0 480 MHz, and contains:</li> <li>One high-speed OTG sub-block with integrated HS USB PHY</li> <li>One high-speed host sub-block with integrated HS USB PHY</li> <li>Two identical high-speed Host modules</li> <li>The high-speed OTG module, which is internally connected to the HS USB</li> <li>PHY, is equipped with transceiver-less logic to enable on-board USB</li> <li>connectivity without USB transceivers</li> <li>All the USB ports are equipped with standard digital interfaces (ULPI, HS</li> <li>IC-USB) and transceivers.</li> </ul>
VPU	Video Processing Unit	Multimedia Peripherals	<ul> <li>A high-performing video processing unit (VPU) version 3, which covers many SD-level video decoders and SD-level encoders as a multi-standard video codec engine as well as several important video processing such as rotation and mirroring.</li> <li>VPU Features: <ul> <li>MPEG-2 decode, Mail-High profile, up to 1080i/p resolution, 40 Mbps bit rate</li> <li>MPEG4/XviD decode, SP/ASP profile, up to 1080 i/p resolution, 40 Mbps bit rate</li> <li>H.263 decode, P0/P3 profile, up to 16CIF resolution, 20 Mbps bit rate</li> <li>H.264 decode, BP/MP/HP profile, up to 1080 i/p resolution, 40 Mbps bit rate</li> <li>VC1 decode, SP/ASP profile, up to 1080 i/p resolution, 40 Mbps bit rate</li> </ul> </li> <li>VC1 decode, SP/MP/AP profile, up to 1080 i/p resolution, 40 Mbps bit rate</li> <li>RV10 decode, 8/9/2010 profile, up to 1080 i/p resolution, 40 Mbps bit rate</li> <li>MJPEG decode, Baseline profile, up to 1080 i/p resolution, 40 Mbps bit rate</li> <li>MJPEG decode, Baseline profile, up to 8192 x 8192 resolution, 40 Mbps bit rate<sup>1</sup></li> <li>H.263 encode, P0/P3 profile, up to 720p resolution, 14 Mbps bit rate<sup>1</sup></li> <li>H.264 encode, Baseline profile, up to 8192 x 8192 resolution, 80 Mps bit rate<sup>1</sup></li> </ul>
WDOG-1	Watch Dog	Timer Peripherals	The watch dog timer supports two comparison points during each counting period. Each of the comparison points is configurable to evoke an interrupt to the ARM core, and a second point evokes an external event on the WDOG line.
WDOG-2 (TZ)	Watch Dog (TrustZone)	Timer Peripherals	The TrustZone watchdog (TZ WDOG) timer module protects against TrustZone starvation by providing a method of escaping normal mode and forcing a switch to the TZ mode. TZ starvation is a situation where the normal OS prevents switching to the TZ mode. This situation should be avoided, as it can compromise the system's security. Once the TZ WDOG module is activated, it must be serviced by TZ software on a periodic basis. If servicing does not take place, the timer times out. Upon a time-out, the TZ WDOG asserts a TZ mapped interrupt that forces switching to the TZ mode. If it is still not served, the TZ WDOG asserts a security violation signal to the CSU. The TZ WDOG module cannot be programmed or deactivated by a normal mode SW.

Table 3. i.MX53xD Digital and Analog	g Blocks (continued)
--------------------------------------	----------------------

Block Mnemonic	Block Name	Subsystem	Brief Description
XTALOSC	24 MHz Crystal Oscillator	Clocking	Provides a crystal oscillator amplifier that supports a 24 MHz external crystal
XTALOSC_ 32K	32.768 kHz Crystal Oscillator I/F	Clocking	Provides a crystal oscillator amplifier that supports a 32.768 kHz external crystal.

Table 3. i.MX53xD Digital and Analog Blocks (continued)

<sup>1</sup> VPU can generate higher bit rate than the maximum specified by the corresponding standard.

## 3.1 Special Signal Considerations

The package contact assignments can be found in Section 6, "Package Information and Contact Assignments." Signal descriptions are defined in the i.MX53 Reference Manual. Special signal considerations information is contained in Chapter 1 of *i.MX53 System Development User's Guide* (MX53UG).

## 4 Electrical Characteristics

This section provides the device and module-level electrical characteristics for the i.MX53xD processor.

## 4.1 Chip-Level Conditions

This section provides the device-level electrical characteristics for the IC. See Table 4 for a quick reference to the individual tables and sections.

For these characteristics,	Topic appears
Absolute Maximum Ratings	Table 5 on page 18
TEPBGA-2 Package Thermal Resistance Data	Table 6 on page 18
PoP Package Thermal Resistance Data	Table 7 on page 19
i.MX53xD Operating Ranges	Table 8 on page 21
External Clock Sources	Table 9 on page 23
Maximal Supply Currents	Table 10 on page 24
USB Interface Current Consumption	Table 11 on page 26

### 4.1.1 Absolute Maximum Ratings

### CAUTION

Stresses beyond those listed under Table 5 may affect reliability or cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the Operating Ranges table is not implied.

Parameter Description	Symbol	Min	Мах	Unit
Peripheral Core Supply Voltage	VCC	-0.3	1.35	V
ARM Core Supply Voltage	VDDGP	-0.3	1.4	V
Supply Voltage UHVIO	Supplies denoted as I/O Supply	-0.5	3.6	V
Supply Voltage for non UHVIO	Supplies denoted as I/O Supply	-0.5	3.3	V
USB VBUS	VBUS	—	5.25	V
Input voltage on USB_OTG_DP, USB_OTG_DN, USB_H1_DP, USB_H1_DN pins	USB_DP/USB_DN	-0.3	3.63 <sup>1</sup>	V
Input/Output Voltage Range	V <sub>in</sub> /V <sub>out</sub>	-0.5	OVDD +0.3 <sup>2</sup>	V
ESD Damage Immunity:	V <sub>esd</sub>			V
<ul><li>Human Body Model (HBM)</li><li>Charge Device Model (CDM)</li></ul>			2000 500	
Storage Temperature Range	T <sub>STORAGE</sub>	-40	150	°C

#### Table 5. Absolute Maximum Ratings

<sup>1</sup> USB\_DN and USB\_DP can tolerate 5 V for up to 24 hours.

<sup>2</sup> The term OVDD in this section refers to the associated supply rail of an input or output. The association is described in Table 113 on page 151. The maximum range can be superseded by the DC tables.

## 4.1.2 Thermal Resistance

### 4.1.2.1 TEPBGA-2 Package Thermal Resistance

Table 6 provides the TEPBGA-2 package thermal resistance data.

#### Table 6. TEPBGA-2 Package Thermal Resistance Data

Rating	Board	Symbol	Value	Unit
Junction to Ambient (natural convection) <sup>1, 2</sup>	Single layer board (1s)	R <sub>θJA</sub>	28	°C/W
Junction to Ambient (natural convection) <sup>1, 2, 3</sup>	Four layer board (2s2p)	R <sub>θJA</sub>	16	°C/W
Junction to Ambient (at 200 ft/min) <sup>1, 3</sup>	Single layer board (1s)	R <sub>θJMA</sub>	21	°C/W
Junction to Ambient (at 200 ft/min) <sup>1, 3</sup>	Four layer board (2s2p)	R <sub>θJMA</sub>	13	°C/W

#### Table 6. TEPBGA-2 Package Thermal Resistance Data (continued)

Rating	Board	Symbol	Value	Unit
Junction to Board <sup>4</sup>	—	R <sub>θJB</sub>	6	°C/W
Junction to Case <sup>5</sup>	—	R <sub>θJC</sub>	4	°C/W
Junction to Package Top (natural convection) <sup>6</sup>	—	$\Psi_{JT}$	4	°C/W

<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- <sup>2</sup> Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- <sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.
- <sup>4</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>5</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- <sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

### 4.1.2.2 **PoP Package Thermal Resistance**

Table 7 provides the PoP package thermal resistance data.

Table 7. PoP Package Thermal Resistance Data	1
--	---

Rating	Board	Symbol	As designed	Center Array of Pillars used for Ground	Unit
Junction to Ambient (natural convection) <sup>2, 3</sup>	Single layer board (1s)	$R_{ extsf{ heta}JA}$	45	45	°C/W
Junction to Ambient (natural convection) <sup>2, 3, 4</sup>	Four layer board (2s2p)	$R_{ extsf{ heta}JA}$	23	22	°C/W
Junction to Ambient (at 200 ft/min) <sup>2, 4</sup>	Single layer board (1s)	R <sub>θJMA</sub>	36	35	°C/W
Junction to Ambient (at 200 ft/min) <sup>2, 4</sup>	Four layer board (2s2p)	R <sub>θJMA</sub>	19	18	°C/W
Junction to Board <sup>5</sup>	—	$R_{ extsf{ heta}JB}$	8.4	7.2	°C/W
Junction to Case <sup>6</sup>	—	$R_{ extsf{ heta}JC}$	<0.1	<0.1	°C/W
Junction to Package Top (natural convection) <sup>7</sup>	—	$\Psi_{JT}$	2	2	°C/W

<sup>1</sup> Calculated for just the i.MX53xD package, without the top mounted memory package.

<sup>2</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>3</sup> Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.

<sup>4</sup> Per JEDEC JESD51-6 with the board horizontal.

- <sup>5</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>6</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- <sup>7</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

## 4.1.3 **Operating Ranges**

Table 8 provides the operating ranges of i.MX53xD processor.

Symbol	Parameter	Minimum <sup>1</sup>	Nominal <sup>2</sup>	Maximum <sup>1</sup>	Unit
	ARM core supply voltage $f_{ARM} \le 167 \text{ MHz}$	0.85	0.9	1.4	V
	ARM core supply voltage $f_{ARM} \le 400 \text{ MHz}$	0.9	0.95	1.4	V
VDDGP <sup>3</sup>	ARM core supply voltage $f_{ARM} \le 800 \text{ MHz}$	1.05	1.1	1.4	V
	ARM core supply voltage $f_{ARM} \leq 1000 \text{ MHz}$	1.2	1.25	1.4	V
	ARM core supply voltage $f_{ARM} \le 1200 \text{ MHz}^4$	1.30	1.35	1.4	V
	ARM core supply voltage Stop mode	0.8	0.85	1.4	V
VCC	Peripheral supply voltage <sup>5</sup>	1.25	1.3	1.35	V
	Peripheral supply voltage—Stop mode	0.9	0.95	1.35	V
VDDA <sup>6</sup>	Memory arrays voltage	1.25	1.30	1.35	V
	Memory arrays voltage—Stop mode	0.9	0.95	1.35	V
VDDAL1 <sup>6</sup>	L1 Cache Memory arrays voltage	1.25	1.30	1.35	V
	L1 Cache Memory arrays voltage—Stop mode     0.9     0.95     1.35       PLL Digital supplies—external regulator option     1.25     1.3     1.35		V		
VDD_DIG_PLL <sup>7</sup>	PLL Digital supplies—external regulator option	1.25	1.3	1.35	V
/DD_ANA_PLL <sup>8</sup>	PLL Analog supplies—external regulator option	1.75	1.8	1.95	V
NVCC_CKIH	ESD protection of the CKIH pins, FUSE read Supply and 1.8V bias for the UHVIO pads	1.65	1.8	1.95	V
NVCC_LCD NVCC_JTAG	GPIO digital power supplies	1.65	1.8 or 2.775	3.1	V
NVCC_LVDS	LVDS interface Supply	2.375	2.5	2.75	V
IVCC_LVDS_BG	LVDS Band Gap Supply	2.375	2.5	2.75	V
VCC_EMI_DRAM	DDR Supply DDR2 range	1.7	1.8	1.9	V
	DDR Supply LPDDR2 range	1.14	1.2	1.3	
	DDR Supply LV-DDR2 range	1.47	1.55	1.63	V V V V
		1.42	1.5	1.58	

1.42

3.0

1.5

\_\_\_\_

DDR Supply DDR3 range

Fusebox Program Supply (Write Only)

VDD\_FUSE9

٧

1.58

3.3

Symbol	Parameter	Minimum <sup>1</sup>	Nominal <sup>2</sup>	Maximum <sup>1</sup>	Unit
NVCC_NANDF	Ultra High voltage I/O (UHVIO) supplies:		1		V
NVCC_SD1 NVCC_SD2	• UHVIO_L	1.65	1.8	1.95	
NVCC_PATA NVCC_KEYPAD	• UHVIO_H	2.5	2.775	3.1	
NVCC_GPIO NVCC_FEC NVCC_EIM_MAIN NVCC_EIM_SEC NVCC_CSI	• UHVIO_UH	3.0	3.3	3.6	
TVDAC_DHVDD <sup>10</sup> TVDAC_AHVDDRGB <sup>10</sup>	TVE digital and analog power supply, TVE-to-DAC level shifter supply, cable detector supply, analog power supply to RGB channel	2.69	2.75	2.91	V
	For GPIO use only, when TVE is not in use	1.65	1.8 or 2.775	3.1	V
NVCC_SRTC_POW	SRTC Core and slow I/O Supply (GPIO) <sup>11</sup>	1.25	1.3	1.35	V
NVCC_RESET	LVIO	1.65	1.8 or 2.775	3.1	V
USB_H1_VDDA25 USB_OTG_VDDA25 NVCC_XTAL	USB_PHY analog supply, oscillator amplifier analog supply <sup>12</sup>	2.25	2.5	2.75	V
USB_H1_VDDA33 USB_OTG_VDDA33	USB PHY I/O analog supply	3.0	3.3	3.6	V
VBUS	See Table 5 on page 18 and Table 106 on page 144 for details. Note that this is not a power supply.	—	—	—	_
VDD_REG <sup>13</sup>	<sup>13</sup> Power supply input for the integrated linear regulators		2.5	2.63	V
VP	SATA PHY core power supply	1.25	1.3	1.35	V
VPH	SATA PHY I/O supply voltage	2.25	2.5	2.75	V
Tj	Junction temperature	-20	95 <sup>14</sup>	105	°C

Table 8. i.MX53xD Operating Ranges (continued)
--

<sup>1</sup> Voltage at the package power supply contact must be maintained between the minimum and maximum voltages. The design must allow for supply tolerances and system voltage drops.

<sup>2</sup> The nominal values for the supplies indicate the target setpoint for a tolerance no tighter than  $\pm$  50 mV. Use of supplies with a tighter tolerance allows reduction of the setpoint with commensurate power savings.

<sup>3</sup> A voltage transition is allowed for the required supply ramp up to the nominal value prior to achieving a clock speed increase. Similarly, to accommodate a frequency reduction, a voltage transition is allowed for a supply ramp down to the nominal value after the frequency is decreased.

- <sup>4</sup> Only part number MCIMX535DVV2C supports frequency up to 1200 MHz.
- <sup>5</sup> For BSDL mode, the minimum operating temperature is 20 °C and the maximum operating temperature is the maximum temperature specified for the particular part grade.
- <sup>6</sup> VDDA and VDDAL1 can be driven by the VDD\_DIG\_PLL internal regulator using external connections. When operating in this configuration, the regulator is still operating at the default 1.2 V, as bootup start. During bootup initialization, software should increase this regulator voltage to match VCC (1.3 V nominal) in order to reduce internal leakage current.

- <sup>7</sup> By default, VDD\_DIG\_PLL is driven from internal on-die 1.2 V linear regulator (LDO). In this case, there is no need driving this supply externally. LDO output to VDD\_DIG\_PLL should be configured by software after power-up to 1.3 V output. A bypass capacitor of minimal value 22 μF should be connected to this pad in any case whether it is driven internally or externally. Use of the on-chip LDO is preferred. See i.MX53 System Development User's Guide.
- <sup>8</sup> By default, the VDD\_ANA\_PLL is driven from internal on-die 1.8 V linear regulator (LDO). In this case there is no need driving this supply externally. A bypass capacitor of minimal value 22 μF should be connected to this pad in any case whether it is driven internally or externally. Use of the on-chip LDO is preferred. See i.MX53 System Development User's Guide.
- <sup>9</sup> After fuses are programmed, Freescale strongly recommends the best practice of reading the fuses to verify that they are written correctly. In Read mode, VDD\_FUSE should be floated or grounded. Tying VDD\_FUSE to a positive supply (3.0 V–3.3 V) increases the possibility of inadvertently blowing fuses and is not recommended in read mode.
- <sup>10</sup> If not using the TVE module or other pads in this power domain for the product, the TVDAC\_DHVDD and TVDAC\_AHVDDRGB can be kept floating or tied to GND—the recommendation is to float.
- <sup>11</sup> GPIO pad operational at low frequency
- <sup>12</sup> The analog supplies should be isolated in the application design. Use of series inductors is recommended.
- <sup>13</sup> VDD\_REG is power supply input for the integrated linear regulators of VDD\_ANA\_PLL and VDD\_DIG\_PLL when they are configured to the internal supply option. VDDR\_REG still has to be tied to 2.5 V supply when VDD\_ANA\_PLL and VDD\_DIG\_PLL are configured for external power supply mode although in this case it is not used as supply source.
- <sup>14</sup> For part number MCIMX535DVV1C, lifetime of 21,900 hours based on 95 °C junction temperature and nominal supply voltages. For part number MCIMX535DVV2C, lifetime of 4,380 hours at 1.2 GHz frequency and lifetime of 17,520 hours at 1 GHz frequency, based on 95 °C junction temperature and nominal supply voltages.

### 4.1.4 External Clock Sources

The i.MX53xD device has four external input system clocks, a low frequency (CKIL), a high frequency (XTAL), and two general purpose CKIH1 and CKIH2 clocks.

The CKIL is used for low-frequency functions. It supplies the clock for wake-up circuit, power-down real time clock operation, and slow system and watch-dog counters. The clock input can be connected to either external oscillator or a crystal using internal oscillator amplifier.

The system clock input XTAL is used to generate the main system clock. It supplies the PLLs and other peripherals. The system clock input can be connected to either external oscillator or a crystal using internal oscillator amplifier.

CKIH1 and CKIH2 provide additional clock source option for peripherals that require specific and accurate frequencies.

Table 9 shows the interface frequency requirements. See Chapter 1 of *i.MX53 System Development*User's Guide (MX53UG) for additional clock and oscillator information.

Parameter Description	Symbol	Min	Тур	Мах	Unit
CKIL Oscillator <sup>1</sup>	f <sub>ckil</sub>	_	32.768 <sup>2</sup> /32.0	_	kHz
CKIH1, CKIH2 Operating Frequency	f <sub>ckih1</sub> , f <sub>ckih2</sub>	See Table 34, "CAMP Electrical Parameters (CKIH1, CKIH2)," on page 47			MHz
XTAL Oscillator	f <sub>xtal</sub>	22	24	27	MHz

**Table 9. External Input Clock Frequency** 

<sup>1</sup> External oscillator or a crystal with internal oscillator amplifier.

<sup>2</sup> Recommended nominal frequency 32.768 kHz.

## 4.1.5 Maximal Supply Currents

Table 10 represents the maximal momentary current transients on power lines, and should be used for power supply selection. Maximal currents higher by far than the average power consumption of typical use cases. For typical power consumption information, see i.MX53 power consumption application note.

Power Line	Conditions	Max Current	Unit
VDDGP	1000 MHz ARM clock at 1.27V, 105 <sup>o</sup> C	1700	mA
VDDGP	1200 MHz ARM clock at 1.37V, 125 °C	2200	mA
VCC		800	mA
VDDA+VDDAL1		100	mA
VDD_DIG_PLL		10	mA
VP		20	mA
VDD_ANA_PLL		10	mA
NVCC_XTAL		25	mA
VDD_REG		325	mA
VDD_FUSE	Fuse Write Mode operation	120	mA
	1.8V (DDR2)	800	mA
NVCC_EMI_DRAM <sup>1</sup>	1.5V (DDR3)	650	mA
	1.2V (LPDDR2)	250	mA
TVDAC_DHVDD + TVDAC_AHVDDRGB		200	mA
NVCC_SRTC_POW		50 <sup>2</sup>	μA
USB_H1_VDDA25 + USB_OTG_VDDA25		50	mA
USB_H1_VDDA33 + USB_OTG_VDDA33		20	mA
VPH		60	mA
NVCC_CKIH		Use maximal I/O Eq <sup>3</sup> , N=4	
NVCC_CSI		Use maximal I/O Eq <sup>3</sup> , N=20	
NVCC_EIM_MAIN		Use maximal I/O Eq <sup>3</sup> , N=39	
NVCC_EIM_SEC		Use maximal I/O Eq <sup>3</sup> , N=16	
NVCC_FEC		Use maximal I/O Eq <sup>3</sup> , N=11	
NVCC_GPIO		Use maximal I/O Eq <sup>3</sup> , N=13	

Table 10. Maximal	Supply	Currents
-------------------	--------	----------

Table 10. Maximal Supply Currents (continued)	Table 10.	Maximal	Supply	Currents	(continued)	)
---	-----------	---------	--------	----------	-------------	---

Power Line	Conditions	Max Current	Unit
NVCC_JTAG		Use maximal I/O Eq <sup>3</sup> , N=6	
NVCC_KPAD		Use maximal I/O Eq <sup>3</sup> , N=11	
NVCC_LCD		Use maximal I/O Eq <sup>3</sup> , N=29	
NVCC_LVDS		Use maximal I/O Eq <sup>3</sup> , N=20	
NVCC_LVDS_BG		Use maximal I/O Eq <sup>3</sup> , N=1	
NVCC_NANDF		Use maximal I/O Eq <sup>3</sup> , N=8	
NVCC_PATA		Use maximal I/O Eq <sup>3</sup> , N=29	
NVCC_REST		Use maximal I/O Eq <sup>3</sup> , N=5	
NVCC_SD1		Use maximal I/O Eq <sup>3</sup> , N=6	
NVCC_SD2		Use maximal I/O Eq <sup>3</sup> , N=6	

<sup>1</sup> The results are based on calculation assuming the following conditions:

—Four 16-bit DDR devices

—Heavy use profile

—On-Die Termination (ODT) of 50  $\Omega$  for DDR2 and 40  $\Omega$  for DDR3

-Dual rank termination schema

—Command and Address line termination to NVCC\_EMI\_DRAM/2 voltage These numbers include both i.MX53 DDR controller I/O current consumption and DDR memory I/O power

consumption for data and DQS lines.

 $^2~$  50  $\mu A$  current is the worst case for fast silicon at 125 °C. The typical current is 3  $\mu A$  for typical silicon at 25 °C.

<sup>3</sup> General Equation for estimated, maximal power consumption of an I/O power supply:

 $Imax = N \times C \times V \times (0.5 \times F)$ 

Where:

 ${\sf N}$  - Number of I/O pins supplies by the power line

C - Equivalent external capacitive load

V - I/O voltage

(0.5 x F) - Data change rate. Up to 0.5 of the clock rate (F).