



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# **i.MX 6Solo/6DualLite Applications Processor Reference Manual**

Document Number: IMX6SDLRM  
Rev. 4, 07/2018





## Contents

Section number	Title	Page
	<b>Chapter 1 Introduction</b>	
1.1	About This Document.....	193
1.1.1	Audience.....	193
1.1.2	Organization.....	194
1.1.3	Suggested Reading.....	194
1.1.3.1	General Information.....	194
1.1.3.2	Related Documentation.....	194
1.1.4	Conventions.....	194
1.1.5	Register Access.....	196
1.1.5.1	Register Diagram Field Access Type Legend.....	196
1.1.5.2	Register Macro Usage.....	197
1.1.6	Signal Conventions.....	198
1.1.7	Acronyms and Abbreviations.....	198
1.2	Introduction.....	201
1.3	Target Applications.....	201
1.4	Features.....	202
1.5	Architectural Overview.....	206
1.5.1	Block Diagram.....	206
1.5.1.1	Simplified Block Diagram.....	206
1.5.2	Architectural Partitioning.....	207
1.5.3	Endianness Support.....	209
1.5.4	Memory Interfaces.....	209
	<b>Chapter 2 Memory Maps</b>	
2.1	Memory system overview.....	211
2.2	ARM Platform Memory Map.....	211
2.3	DDR mapping to MMDC controller ports.....	216

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.4	DMA memory map.....	217
<b>Chapter 3 Interrupts and DMA Events</b>		
3.1	Overview.....	219
3.2	Cortex A9 interrupts.....	219
3.3	SDMA event mapping.....	223
<b>Chapter 4 External Signals and Pin Multiplexing</b>		
4.1	Overview.....	227
4.1.1	Pin Assignments.....	227
4.1.2	Muxing Options.....	289
<b>Chapter 5 Fusemap</b>		
5.1	Boot Fusemap.....	331
5.2	Fusemap Description Table.....	340
<b>Chapter 6 External Memory Controllers</b>		
6.1	Overview.....	349
6.2	Multi-mode DDR controller (MMDC) overview and feature summary.....	349
6.3	Raw NAND flash controller overview.....	351
6.3.1	NAND interface features.....	352
6.3.2	NAND control features.....	353
6.3.3	Internal interface features.....	353
6.3.4	APBH-DMA overview.....	353
6.3.5	ECC-BCH features.....	353
6.4	EIM-PSRAM/NOR flash controller overview.....	354
6.4.1	EIM features.....	354
6.4.2	EIM boot scenarios.....	355
6.4.3	EIM boot configuration.....	355
6.4.4	OneNAND requirements.....	356

Section number	Title	Page
	<b>Chapter 7 System Debug</b>	
7.1	Overview.....	357
7.2	Chip and ARM Platform Debug Architecture.....	357
7.2.1	Debug Features.....	358
7.2.2	Debug system components.....	359
7.2.2.1	AMBA Trace Bus (ATB).....	360
7.2.2.2	ATB replicator.....	360
7.2.2.3	Embedded Cross Triggering.....	360
	7.2.2.3.1    Cross-Trigger Matrix (CTM).....	361
	7.2.2.3.2    Cross-Trigger Interface (CTI).....	362
7.2.2.4	Debug Access Port (DAP).....	362
7.2.3	Chip-Specific SJC Features.....	363
7.2.3.1	JTAG Disable Mode.....	363
7.2.3.2	JTAG ID.....	363
7.2.4	System JTAG Controller - SJC.....	364
7.2.5	System JTAG controller main features.....	364
7.2.6	SJC TAP Port.....	364
7.2.7	SJC main blocks.....	365
7.3	Smart DMA (SDMA) core.....	365
7.3.1	SDMA On Chip Emulation Module (OnCE) Feature Summary.....	366
7.3.1.1	7.3.1.1    Other SDMA Debug Functionality.....	366
7.3.1.2	7.3.1.2    SDMA ROM Patching.....	367
7.4	Miscellaneous.....	367
7.4.1	Clock/Reset/Power.....	367
7.5	Supported tools.....	368

## **Chapter 8 System Boot**

8.1	Overview.....	369
-----	---------------	-----

<b>Section number</b>	<b>Title</b>	<b>Page</b>
8.2	Boot modes.....	371
8.2.1	Boot mode pin settings.....	371
8.2.2	High-level boot sequence.....	372
8.2.3	Boot From Fuses mode (BOOT_MODE[1:0] = 00b).....	373
8.2.4	Serial Downloader.....	374
8.2.5	Internal Boot mode (BOOT_MODE[1:0] = 0b10).....	375
8.2.6	Boot security settings.....	376
8.3	Device configuration.....	376
8.3.1	Boot eFUSE descriptions.....	377
8.3.2	GPIO boot overrides.....	379
8.3.3	Device Configuration Data (DCD).....	380
8.4	Device initialization.....	380
8.4.1	Internal ROM/RAM memory map.....	380
8.4.2	Boot block activation .....	381
8.4.3	Clocks at boot time.....	382
8.4.4	Enabling MMU and caches.....	384
8.4.5	Exception handling.....	384
8.4.6	Interrupt handling during boot.....	385
8.4.7	Persistent bits.....	385
8.5	Boot devices (internal boot).....	386
8.5.1	NOR flash/OneNAND using EIM interface.....	386
8.5.1.1	NOR flash boot operation.....	387
8.5.1.2	OneNAND flash boot operation.....	387
8.5.1.3	IOMUX configuration for EIM devices.....	388
8.5.2	NAND flash.....	389
8.5.2.1	NAND eFUSE configuration.....	390
8.5.2.2	NAND flash boot flow and Boot Control Blocks (BCB).....	391
8.5.2.3	Firmware configuration block.....	395
8.5.2.4	Discovered Bad Block Table (DBBT).....	398

<b>Section number</b>	<b>Title</b>	<b>Page</b>
8.5.2.5	Bad block handling in ROM.....	398
8.5.2.6	Toggle mode DDR NAND boot.....	399
8.5.2.6.1	GPMI and BCH clocks configuration.....	399
8.5.2.6.2	Setup DMA for DDR transfers.....	400
8.5.2.6.3	Reconfigure timing and speed using values in FCB.....	400
8.5.2.7	Typical NAND page organization.....	401
8.5.2.7.1	BCH ECC page organization.....	401
8.5.2.7.2	Metadata.....	402
8.5.2.8	IOMUX configuration for NAND.....	402
8.5.3	Expansion device.....	403
8.5.3.1	Expansion device eFUSE configuration.....	403
8.5.3.2	MMC and eMMC boot.....	406
8.5.3.3	SD, eSD, and SDXC.....	414
8.5.3.4	IOMUX configuration for SD/MMC.....	414
8.5.3.5	Redundant boot support for expansion device.....	415
8.5.4	Serial ROM through SPI and I2C.....	417
8.5.4.1	Serial ROM eFUSE configuration.....	417
8.5.4.2	I2C boot.....	418
8.5.4.2.1	I2C IOMUX pin configuration.....	419
8.5.4.3	ECSPI boot.....	419
8.5.4.3.1	ECSPI IOMUX pin configuration.....	421
8.6	Program image.....	422
8.6.1	Image Vector Table and Boot Data.....	422
8.6.1.1	Image vector table structure.....	423
8.6.1.2	Boot data structure.....	424
8.6.2	Device Configuration Data (DCD).....	424
8.6.2.1	Write data command.....	426
8.6.2.2	Check data command.....	427
8.6.2.3	NOP command.....	429

<b>Section number</b>	<b>Title</b>	<b>Page</b>
8.6.2.4	Unlock command.....	429
8.7	Plugin image.....	430
8.8	Serial Downloader.....	430
8.8.1	USB.....	431
8.8.1.1	USB configuration details.....	432
8.8.1.2	IOMUX configuration for USB.....	433
8.8.2	Serial Download Protocol (SDP).....	433
8.8.2.1	SDP commands.....	434
8.8.2.1.1	READ_REGISTER.....	434
8.8.2.1.2	WRITE_REGISTER.....	435
8.8.2.1.3	WRITE_FILE.....	435
8.8.2.1.4	ERROR_STATUS.....	437
8.8.2.1.5	DCD_WRITE.....	437
8.8.2.1.6	JUMP_ADDRESS.....	438
8.9	Recovery devices.....	439
8.10	USB low-power boot.....	439
8.11	SD/MMC manufacture mode.....	441
8.12	High-Assurance Boot (HAB).....	442
8.12.1	HAB API vector table addresses.....	444

## **Chapter 9** **Multimedia**

9.1	Video Graphics Sub System.....	445
9.1.1	Display outputs.....	446
9.1.2	Video input.....	448
9.1.3	Synchronization Mechanisms.....	449
9.1.4	Supported applications.....	449
9.2	Image Processing Unit (IPU).....	452
9.2.1	IPU External Ports.....	454
9.2.1.1	Camera Ports.....	455

<b>Section number</b>	<b>Title</b>	<b>Page</b>
9.2.1.2	Display Ports.....	456
9.2.1.2.1	Access Modes.....	456
9.2.1.2.2	Synchronous Access .....	456
9.2.1.2.3	Asynchronous Access .....	457
9.2.1.2.4	Interface details.....	457
9.2.1.2.5	Connecting To Display Devices.....	458
9.2.2	Processing.....	458
9.2.2.1	Display Processor (DP).....	459
9.2.2.2	Video de-interlacer (VDIC).....	460
9.2.2.3	Image Converter (IC).....	460
9.2.2.4	Image Rotator (IRT).....	461
9.2.3	Automatic Procedures.....	461
9.3	LVDS Display Bridge (LDB).....	463
9.3.1	LDB Overview.....	463
9.3.2	LDB External Ports.....	464
9.3.3	Input Parallel Display Ports.....	464
9.3.3.1	Output LVDS Ports.....	464
9.3.3.2	Control signals.....	465
9.4	Video Data Order Adapter (VDOA).....	465
9.5	Display Content Integrity Checker (DCIC).....	465
9.6	Video Processing Unit (VPUs).....	465
9.6.1	Basic Structure.....	467
9.6.2	Feature summary.....	468
9.7	OpenGL ES 3D Graphics Processing Unit (GPU3Dv5).....	468
9.7.1	OpenGL Overview.....	468
9.7.2	OpenGL Features.....	468
9.7.3	OpenGL Block Diagram.....	469
9.7.4	OpenGL Performance.....	469
9.7.5	OpenGL Software.....	470

<b>Section number</b>	<b>Title</b>	<b>Page</b>
9.8	2D Graphics Processing Unit (GPU2Dv2).....	470
9.8.1	2D feature summary.....	470
9.8.2	2D Block Diagram.....	471
9.8.3	2D Performance.....	472
9.8.4	2D Software.....	472
9.9	HDMI TX - HD Multimedia Interface transmitter.....	472
9.9.1	HDMI Introduction.....	473
9.9.2	Features.....	474
9.10	Display / Sensor MIPI interfaces.....	475
9.10.1	Introduction.....	475
9.10.2	MIPI DSI.....	476
9.10.3	MIPI CSI-2.....	477
9.10.4	D - PHY.....	478
9.11	Audio subsystem.....	479
9.11.1	Audio Subsystem Module Overview.....	480
9.11.2	Synchronous Serial Interface (SSI).....	482
9.11.3	Digital Audio MUX (AUDMUX).....	483
9.11.4	Enhanced Serial Audio Interface (ESAI).....	485
9.11.5	Sony/Philips Digital Interface (SPDIF).....	485
9.11.6	Asynchronous Sample Rate Converter (ASRC).....	487

## **Chapter 10** **Clock and Power Management**

10.1	Introduction.....	491
10.2	Device Power Management Architecture Components.....	491
10.2.1	Centralized components of clock generation and management.....	492
10.2.2	Centralized components of power generation, distribution and management.....	493
10.2.3	Reset generation and distribution system.....	493
10.2.4	Power and clock management framework.....	493
10.3	Clock Management.....	494

<b>Section number</b>	<b>Title</b>	<b>Page</b>
10.3.1	Centralized components of clock management system.....	494
10.3.2	Clock generation.....	497
10.3.2.1	Crystal Oscillator (XTALOSC) .....	497
10.3.2.2	Low Voltage Differential Signaling (LVDS) I/O ports.....	497
10.3.2.3	PLLs.....	497
10.3.2.3.1	General PLL Control and Status Functions.....	499
10.3.2.4	CCM .....	500
10.3.2.5	Low Power Clock Gating unit (LPCG). ....	500
10.3.3	Peripheral components of clock management system.....	501
10.3.3.1	Interface and functional clock.....	501
10.3.3.2	Block level clock management.....	502
10.3.3.2.1	Master clock protocol.....	503
10.3.3.2.2	Slave clock protocol.....	503
10.3.3.3	Clock Domain(s).....	504
10.3.3.4	Domain level clock management.....	504
10.3.3.5	Domain dependencies.....	504
10.4	Power management.....	504
10.4.1	Centralized Components of Power Management System.....	505
10.4.1.1	Integrated PMU.....	505
10.4.1.1.1	Digital LDO Regulators.....	507
10.4.1.1.2	Analog LDO regulators.....	508
10.4.1.1.3	USB LDO.....	508
10.4.1.1.4	SNVS regulator.....	508
10.4.1.1.5	Reverse well biasing.....	509
10.4.1.2	GPC - General Power Controller.....	509
10.4.1.3	SRC - System reset Controller.....	509
10.4.1.4	Power domain(s).....	510
10.4.1.4.1	Power distribution .....	511
10.4.1.4.2	Domain Memory and domain logic state retention in case of Power Gating.	512

<b>Section number</b>	<b>Title</b>	<b>Page</b>
10.4.1.4.3	Power Gating Domain Management.....	512
10.4.1.4.3.1	ARM Core Platform.....	512
10.4.1.4.3.2	GPU3D, GPU2D and VPU.....	513
10.4.1.4.3.3	SoC.....	514
10.4.1.4.4	Power Gating domain dependencies.....	514
10.4.1.5	Voltage domains.....	515
10.4.1.6	Voltage domain management.....	515
10.4.1.6.1	Dynamic.....	515
10.4.1.6.1.1	Voltage Scaling.....	515
10.4.1.6.2	Static .....	515
10.4.1.6.2.1	Standby Leakage reduction (SLR).....	515
10.4.1.6.2.2	ANALOG PHYs IPs.....	516
10.4.1.7	System domains layout.....	516
10.4.2	Power management techniques.....	518
10.4.2.1	Power saving techniques.....	519
10.4.2.2	Thermal-aware power management.....	520
10.4.2.3	Peripheral Power management.....	520
10.4.2.3.1	Main memory power management.....	520
10.4.2.3.2	Video-Graphics system power management.....	521
10.4.2.3.3	IO power reduction.....	521
10.4.2.4	Examples of External Power Supply Interface.....	522
10.5	ONOFF (Button).....	525

## **Chapter 11 System Security**

11.1	Overview.....	527
11.2	Central Security Unit (CSU).....	528
11.2.1	CSU Overview.....	528
11.2.2	CSU Features.....	528
11.2.3	CSU Functional Description.....	529

<b>Section number</b>	<b>Title</b>	<b>Page</b>
11.2.3.1	CSU Peripheral Access Policy.....	529
11.3	Cryptographic Acceleration and Assurance Module (CAAM).....	530
11.3.1	CAAM Overview.....	530
11.4	Cryptographic Acceleration and Assurance Module (CAAM).....	530
11.4.1	CAAM Overview.....	531
11.5	Secure Non-Volatile Storage (SNVS).....	531
11.5.1	SNVS Overview.....	532
11.5.2	Tamper Detection.....	532
11.6	High-Assurance Boot (HAB).....	533
11.7	System JTAG Controller (SJC).....	533

## **Chapter 12** **ARM Cortex A9 MPCore Platform (ARM)**

12.1	Overview.....	535
12.2	External Signals.....	535
12.3	Platform configuration.....	536
12.3.1	Platform and SCU configuration.....	537
12.3.2	Core configuration.....	537
12.3.3	PL310 L2 Cache configuration.....	537
12.3.4	Endian Modes.....	538
12.3.5	Memory Parity error support .....	538
12.4	Performance and Power.....	538
12.4.1	Low-Power design.....	538
12.4.1.1	SRPG (State Retention Power Gating).....	539
12.4.1.2	Dynamic Voltage and Frequency Scaling (DVFS).....	539
12.4.2	Clocks, frequency goals.....	539
12.4.2.1	ARM Clock.....	540
12.4.2.2	Bus Clocks.....	540
12.4.2.3	Debug Clocks.....	540
12.5	Core Platform Sub-BLOCKS details.....	540

<b>Section number</b>	<b>Title</b>	<b>Page</b>
12.5.1	ARM Cortex A9 MPCore Processor.....	540
12.5.2	Media Processing Engine (MPE - NEON).....	541
12.5.3	Generic Interrupt Controller (GIC).....	541
12.5.3.1	Interrupt Controller Features.....	541
12.5.3.2	About the Interrupt Controller.....	542
12.5.3.3	Interrupt Controller Clock frequency.....	542
12.5.3.4	TrustZone support.....	542
12.5.4	Instruction and data caches (L1).....	542
12.5.4.1	L1 features.....	543
12.5.5	L2 Cache and controller (PL310).....	543
12.6	Debug and Trace Sub-blocks (CoreSight components).....	543
12.6.1	Debug Access Port (DAP) .....	543
12.6.2	Program Trace Macrocell (PTM).....	544
12.6.2.1	Program Flow Trace (PFT).....	544
12.6.3	Cross Trigger Interface (CTI).....	545
12.6.4	Embedded Trace Buffer (ETB).....	546
12.6.4.1	AMBA Trace Bus (ATB) Replicator .....	546

## **Chapter 13** **AHB to IP Bridge (AIPSTZ)**

13.1	Overview.....	547
13.1.1	Features.....	547
13.2	Clocks.....	547
13.3	Functional Description.....	548
13.4	Access Protections.....	549
13.5	Access Support.....	549
13.6	Initialization Information.....	550
13.6.1	Security Block.....	550
13.7	AIPSTZ Memory Map/Register Definition.....	551
13.7.1	Master Priviledge Registers (AIPSTZx_MPR).....	552

Section number	Title	Page
13.7.2	Off-Platform Peripheral Access Control Registers (AIPSTZx_OPACR).....	554
13.7.3	Off-Platform Peripheral Access Control Registers (AIPSTZx_OPACR1).....	558
13.7.4	Off-Platform Peripheral Access Control Registers (AIPSTZx_OPACR2).....	561
13.7.5	Off-Platform Peripheral Access Control Registers (AIPSTZx_OPACR3).....	564
13.7.6	Off-Platform Peripheral Access Control Registers (AIPSTZx_OPACR4).....	567

## Chapter 14 AHB-to-APBH Bridge with DMA (APBH-Bridge-DMA)

14.1	Overview.....	569
14.2	Clocks.....	570
14.3	APBH DMA.....	571
14.4	NAND Read Status Polling Example.....	576
14.5	APBH Memory Map/Register Definition.....	578
14.5.1	AHB to APBH Bridge Control and Status Register 0 (APBH_CTRL0n).....	584
14.5.2	AHB to APBH Bridge Control and Status Register 1 (APBH_CTRL1n).....	586
14.5.3	AHB to APBH Bridge Control and Status Register 2 (APBH_CTRL2n).....	589
14.5.4	AHB to APBH Bridge Channel Register (APBH_CHANNEL_CTRLn).....	594
14.5.5	AHB to APBH DMA Device Assignment Register (APBH_DEVSEL).....	595
14.5.6	AHB to APBH DMA burst size (APBH_DMA_BURST_SIZE).....	596
14.5.7	AHB to APBH DMA Debug Register (APBH_DEBUG).....	597
14.5.8	APBH DMA Channel n Current Command Address Register (APBH_CHn_CURCMDAR).....	598
14.5.9	APBH DMA Channel n Next Command Address Register (APBH_CHn_NXTCMDAR).....	599
14.5.10	APBH DMA Channel n Command Register (APBH_CHn_CMD).....	599
14.5.11	APBH DMA Channel n Buffer Address Register (APBH_CHn_BAR).....	601
14.5.12	APBH DMA Channel n Semaphore Register (APBH_CHn_SEMA).....	602
14.5.13	AHB to APBH DMA Channel n Debug Information (APBH_CHn_DEBUG1).....	603
14.5.14	AHB to APBH DMA Channel n Debug Information (APBH_CHn_DEBUG2).....	606
14.5.15	APBH Bridge Version Register (APBH_VERSION).....	607

## Chapter 15 Asynchronous Sample Rate Converter (ASRC)

<b>Section number</b>	<b>Title</b>	<b>Page</b>
15.1	Overview.....	609
15.1.1	Features.....	611
15.1.2	Modes of Operation.....	612
15.1.2.1	Data Transfer Schemes.....	612
15.1.2.1.1	Data Input Modes.....	613
15.1.2.1.2	Data Output Modes.....	614
15.1.2.2	Word Alignment Supported .....	615
15.1.2.2.1	Input Data Alignment Modes .....	615
15.1.2.2.2	Output Data Alignment Modes .....	615
15.2	Clocks.....	616
15.3	Interrupts.....	616
15.4	DMA requests.....	617
15.5	Functional Description.....	617
15.5.1	Algorithm Description.....	617
15.5.1.1	Signal processing flow.....	617
15.5.1.2	Operation of the Filter.....	621
15.5.1.2.1	Support of Physical Clocks.....	621
15.6	Startup Procedure.....	621
15.7	ASRC Memory Map/Register Definition.....	626
15.7.1	ASRC Control Register (ASRC_ASRCTR).....	628
15.7.2	ASRC Interrupt Enable Register (ASRC_ASRIER).....	631
15.7.3	ASRC Channel Number Configuration Register (ASRC_ASRCNCR).....	632
15.7.4	ASRC Filter Configuration Status Register (ASRC_ASRCFG).....	634
15.7.5	ASRC Clock Source Register (ASRC_ASRCSR).....	636
15.7.6	ASRC Clock Divider Register 1 (ASRC_ASRCDR1).....	639
15.7.7	ASRC Clock Divider Register 2 (ASRC_ASRCDR2).....	640
15.7.8	ASRC Status Register (ASRC_ASRSTR).....	641
15.7.9	ASRC Parameter Register n (ASRC_ASRPM $n$ ).....	644
15.7.10	ASRC ASRC Task Queue FIFO Register 1 (ASRC_ASRTFR1).....	645

<b>Section number</b>	<b>Title</b>	<b>Page</b>
15.7.11	ASRC Channel Counter Register (ASRC_ASRCCTR).....	646
15.7.12	ASRC Data Input Register for Pair $x$ (ASRC_ASRDIn).....	647
15.7.13	ASRC Data Output Register for Pair $x$ (ASRC_ASRDOn).....	647
15.7.14	ASRC Ideal Ratio for Pair A-High Part (ASRC_ASRIDRHA).....	648
15.7.15	ASRC Ideal Ratio for Pair A -Low Part (ASRC_ASRIDRLA).....	648
15.7.16	ASRC Ideal Ratio for Pair B-High Part (ASRC_ASRIDRHB).....	649
15.7.17	ASRC Ideal Ratio for Pair B-Low Part (ASRC_ASRIDRLB).....	649
15.7.18	ASRC Ideal Ratio for Pair C-High Part (ASRC_ASRIDRHC).....	650
15.7.19	ASRC Ideal Ratio for Pair C-Low Part (ASRC_ASRIDRLC).....	650
15.7.20	ASRC 76 kHz Period in terms of ASRC processing clock (ASRC_ASR76K).....	651
15.7.21	ASRC 56 kHz Period in terms of ASRC processing clock (ASRC_ASR56K).....	652
15.7.22	ASRC Misc Control Register for Pair A (ASRC_ASRMCRRA).....	653
15.7.23	ASRC FIFO Status Register for Pair A (ASRC_ASRFSTA).....	655
15.7.24	ASRC Misc Control Register for Pair B (ASRC_ASRMCRB).....	656
15.7.25	ASRC FIFO Status Register for Pair B (ASRC_ASRFSTB).....	658
15.7.26	ASRC Misc Control Register for Pair C (ASRC_ASRMCRC).....	659
15.7.27	ASRC FIFO Status Register for Pair C (ASRC_ASRFSTC).....	661
15.7.28	ASRC Misc Control Register 1 for Pair X (ASRC_ASRMCR1n).....	662

## Chapter 16 Digital Audio Multiplexer (AUDMUX)

16.1	Overview.....	665
16.1.1	Features.....	667
16.1.2	Modes and Operations.....	667
16.2	External Signals.....	667
16.3	Clocks.....	668
16.3.1	Clock Inputs.....	669
16.3.2	Clock Diagram.....	669
16.3.3	Clocking Restrictions.....	670
16.4	Default Register Configuration.....	670

<b>Section number</b>	<b>Title</b>	<b>Page</b>
16.4.1	Default Port Configuration.....	670
16.5	Functional Description.....	670
16.5.1	Operating Modes.....	670
16.5.1.1	Port Receive Data Modes.....	672
16.5.1.1.1	Normal Mode.....	673
16.5.1.1.2	Internal Network Mode.....	674
16.5.1.1.3	Transmit Data Output Enable Assertion.....	680
16.5.1.2	Tx/Rx Switch and External Network Mode.....	681
16.5.1.3	Timing Modes.....	682
16.5.1.3.1	Synchronous Mode (4-Wire Interface).....	682
16.5.1.3.2	Asynchronous Mode (6-Wire Interface).....	684
16.5.2	Connectivity Between Ports.....	687
16.5.2.1	Internal Port to External Port Connectivity.....	688
16.5.2.2	External Port to External Port Connectivity.....	689
16.5.2.3	Internal Port to Internal Port Connectivity.....	689
16.5.2.4	Loopback Connectivity.....	690
16.6	AUDMUX Memory Map/Register Definition.....	690
16.6.1	Port Timing Control Register 1 (AUDMUX_PTCR1).....	691
16.6.2	Port Data Control Register 1 (AUDMUX_PDCR1).....	693
16.6.3	Port Timing Control Register 2 (AUDMUX_PTCR2).....	694
16.6.4	Port Data Control Register 2 (AUDMUX_PDCR2).....	696
16.6.5	Port Timing Control Register 3 (AUDMUX_PTCR3).....	697
16.6.6	Port Data Control Register 3 (AUDMUX_PDCR3).....	699
16.6.7	Port Timing Control Register 4 (AUDMUX_PTCR4).....	700
16.6.8	Port Data Control Register 4 (AUDMUX_PDCR4).....	702
16.6.9	Port Timing Control Register 5 (AUDMUX_PTCR5).....	703
16.6.10	Port Data Control Register 5 (AUDMUX_PDCR5).....	705
16.6.11	Port Timing Control Register 6 (AUDMUX_PTCR6).....	706
16.6.12	Port Data Control Register 6 (AUDMUX_PDCR6).....	708

<b>Section number</b>	<b>Title</b>	<b>Page</b>
16.6.13	Port Timing Control Register 7 (AUDMUX_PTCR7).....	709
16.6.14	Port Data Control Register 7 (AUDMUX_PDCR7).....	711
<b>Chapter 17</b> <b>40-BIT Correcting ECC Accelerator (BCH)</b>		
17.1	Overview.....	713
17.2	Operation.....	715
17.2.1	BCH Limitations and Assumptions.....	716
17.2.2	Flash Page Layout.....	717
17.2.3	Determining the ECC layout for a device.....	719
17.2.3.1	4K+218 flash, 10 bytes metadata, 512 byte data blocks, separate metadata, Assuming GF(213).....	719
17.2.3.2	4K+128 flash, 10 bytes metadata, 1024 byte data blocks, separate metadata, assuming GF(213) for data and GF(214) for metadata.....	720
17.2.4	Data Buffers in System Memory.....	720
17.3	Memory to Memory (Loopback) Operation.....	722
17.4	Programming the BCH/GPMI Interfaces.....	723
17.4.1	BCH Encoding for NAND Writes.....	723
17.4.1.1	DMA Structure Code Example.....	726
17.4.1.2	Using the BCH Encoder.....	731
17.4.2	BCH Decoding for NAND Reads.....	732
17.4.2.1	DMA Structure Code Example.....	736
17.4.2.2	Using the Decoder.....	739
17.4.3	Interrupts.....	741
17.5	Behavior During Reset.....	742
17.6	BCH Memory Map/Register Definition.....	743
17.6.1	Hardware BCH ECC Accelerator Control Register (BCH_CTRL $n$ ).....	744
17.6.2	Hardware ECC Accelerator Status Register 0 (BCH_STATUS0).....	747
17.6.3	Hardware ECC Accelerator Mode Register (BCH_MODE).....	748
17.6.4	Hardware BCH ECC Loopback Encode Buffer Register (BCH_ENCODEPTR).....	749
17.6.5	Hardware BCH ECC Loopback Data Buffer Register (BCH_DATAPTR).....	749

<b>Section number</b>	<b>Title</b>	<b>Page</b>
17.6.6	Hardware BCH ECC Loopback Metadata Buffer Register (BCH_METAPTR).....	750
17.6.7	Hardware ECC Accelerator Layout Select Register (BCH_LAYOUTSELECT).....	750
17.6.8	Hardware BCH ECC Flash 0 Layout 0 Register (BCH_FLASH0LAYOUT0).....	752
17.6.9	Hardware BCH ECC Flash 0 Layout 1 Register (BCH_FLASH0LAYOUT1).....	754
17.6.10	Hardware BCH ECC Flash 1 Layout 0 Register (BCH_FLASH1LAYOUT0).....	755
17.6.11	Hardware BCH ECC Flash 1 Layout 1 Register (BCH_FLASH1LAYOUT1).....	757
17.6.12	Hardware BCH ECC Flash 2 Layout 0 Register (BCH_FLASH2LAYOUT0).....	758
17.6.13	Hardware BCH ECC Flash 2 Layout 1 Register (BCH_FLASH2LAYOUT1).....	760
17.6.14	Hardware BCH ECC Flash 3 Layout 0 Register (BCH_FLASH3LAYOUT0).....	761
17.6.15	Hardware BCH ECC Flash 3 Layout 1 Register (BCH_FLASH3LAYOUT1).....	763
17.6.16	Hardware BCH ECC Debug Register0 (BCH_DEBUG0n).....	764
17.6.17	KES Debug Read Register (BCH_DBGKESREAD).....	766
17.6.18	Chien Search Debug Read Register (BCH_DBGCSFEREAD).....	767
17.6.19	Syndrome Generator Debug Read Register (BCH_DBGSYNDGENREAD).....	767
17.6.20	Bus Master and ECC Controller Debug Read Register (BCH_DBGAHBMREAD).....	768
17.6.21	Block Name Register (BCH_BLOCKNAME).....	768
17.6.22	BCH Version Register (BCH_VERSION).....	769
17.6.23	Hardware BCH ECC Debug Register 1 (BCH_DEBUG1).....	770

## **Chapter 18 Clock Controller Module (CCM)**

18.1	Overview.....	773
18.1.1	Features.....	773
18.1.2	CCM Block Diagram.....	774
18.2	External Signals.....	776
18.3	CCM Clock Tree.....	776
18.4	System Clocks.....	780
18.5	Functional Description.....	791
18.5.1	Clock Generation.....	791
18.5.1.1	External Low Frequency Clock - CKIL .....	791

<b>Section number</b>	<b>Title</b>	<b>Page</b>
	18.5.1.1.1 CKIL synchronizing to IPG_CLK.....	791
18.5.1.2	External High Frequency Clock - CKIH and internal oscillator.....	792
18.5.1.3	PLL reference clock.....	792
	18.5.1.3.1 ARM PLL.....	792
	18.5.1.3.2 USB PLLs.....	792
	18.5.1.3.3 System PLL.....	793
	18.5.1.3.4 Audio / Video PLL.....	793
	18.5.1.3.5 MLB PLL.....	794
	18.5.1.3.6 Ethernet PLL.....	794
18.5.1.4	Phase Fractional Dividers (PFD).....	794
18.5.1.5	CCM internal clock generation.....	795
	18.5.1.5.1 Clock Switcher.....	795
	18.5.1.5.2 PLL bypass procedure.....	797
	18.5.1.5.3 PLL clock change.....	797
	18.5.1.5.4 Clock Root Generator.....	797
	18.5.1.5.5 Initial values controlled by the System JTAG Controller (SJC).....	809
	18.5.1.5.6 Divider change handshake.....	810
18.5.1.6	Disabling / Enabling PLLs.....	810
18.5.1.7	Clock Switching Multiplexers.....	810
18.5.1.8	Low Power Clock Gating module (LPCG).....	813
18.5.1.9	MMDC handshake.....	814
18.5.2	DVFS support.....	815
18.5.3	Power modes.....	815
	18.5.3.1 RUN mode.....	815
	18.5.3.2 WAIT mode.....	815
	18.5.3.2.1 Entering WAIT mode .....	815
	18.5.3.2.2 Exiting WAIT mode .....	816
	18.5.3.3 STOP mode.....	816
	18.5.3.3.1 Entering STOP mode .....	816

<b>Section number</b>	<b>Title</b>	<b>Page</b>
	18.5.3.3.2 Exiting STOP mode.....	817
18.6	CCM Memory Map/Register Definition.....	818
18.6.1	CCM Control Register (CCM_CCR).....	820
18.6.2	CCM Control Divider Register (CCM_CCDDR).....	822
18.6.3	CCM Status Register (CCM_CSR).....	823
18.6.4	CCM Clock Switcher Register (CCM_CCSR).....	824
18.6.5	CCM Arm Clock Root Register (CCM_CACRR).....	826
18.6.6	CCM Bus Clock Divider Register (CCM_CBCDR).....	827
18.6.7	CCM Bus Clock Multiplexer Register (CCM_CBCMR).....	830
18.6.8	CCM Serial Clock Multiplexer Register 1 (CCM_CSCMR1).....	832
18.6.9	CCM Serial Clock Multiplexer Register 2 (CCM_CSCMR2).....	835
18.6.10	CCM Serial Clock Divider Register 1 (CCM_CSCDR1).....	836
18.6.11	CCM SSI1 Clock Divider Register (CCM_CS1CDR).....	839
18.6.12	CCM SSI2 Clock Divider Register (CCM_CS2CDR).....	840
18.6.13	CCM D1 Clock Divider Register (CCM_CDCCDR).....	842
18.6.14	CCM HSC Clock Divider Register (CCM_CHSCCDR).....	844
18.6.15	CCM Serial Clock Divider Register 2 (CCM_CSCDR2).....	847
18.6.16	CCM Serial Clock Divider Register 3 (CCM_CSCDR3).....	849
18.6.17	CCM Divider Handshake In-Process Register (CCM_CDHIPR).....	851
18.6.18	CCM Low Power Control Register (CCM_CLPCR).....	854
18.6.19	CCM Interrupt Status Register (CCM_CISR).....	857
18.6.20	CCM Interrupt Mask Register (CCM_CIMR).....	860
18.6.21	CCM Clock Output Source Register (CCM_CCOSR).....	863
18.6.22	CCM General Purpose Register (CCM_CGPR).....	866
18.6.23	CCM Clock Gating Register 0 (CCM_CCGR0).....	867
18.6.24	CCM Clock Gating Register 1 (CCM_CCGR1).....	869
18.6.25	CCM Clock Gating Register 2 (CCM_CCGR2).....	870
18.6.26	CCM Clock Gating Register 3 (CCM_CCGR3).....	872
18.6.27	CCM Clock Gating Register 4 (CCM_CCGR4).....	873

<b>Section number</b>	<b>Title</b>	<b>Page</b>
18.6.28	CCM Clock Gating Register 5 (CCM_CCGR5).....	874
18.6.29	CCM Clock Gating Register 6 (CCM_CCGR6).....	876
18.6.30	CCM Module Enable Overide Register (CCM_CMEOR).....	877
18.7	CCM Analog Memory Map/Register Definition.....	878
18.7.1	Analog ARM PLL control Register (CCM_ANALOG_PLL_ARM $n$ ).....	882
18.7.2	Analog USB1 480MHz PLL Control Register (CCM_ANALOG_PLL_USB1 $n$ ).....	884
18.7.3	Analog USB2 480MHz PLL Control Register (CCM_ANALOG_PLL_USB2 $n$ ).....	887
18.7.4	Analog System PLL Control Register (CCM_ANALOG_PLL_SYS $n$ ).....	889
18.7.5	528MHz System PLL Spread Spectrum Register (CCM_ANALOG_PLL_SYS_SS).....	891
18.7.6	Numerator of 528MHz System PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_SYS_NUM).....	891
18.7.7	Denominator of 528MHz System PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_SYS_DENOM).....	892
18.7.8	Analog Audio PLL control Register (CCM_ANALOG_PLL_AUDIO $n$ ).....	893
18.7.9	Numerator of Audio PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_AUDIO_NUM) ..	895
18.7.10	Denominator of Audio PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_AUDIO_DENOM).....	895
18.7.11	Analog Video PLL control Register (CCM_ANALOG_PLL_VIDEO $n$ ).....	897
18.7.12	Numerator of Video PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_VIDEO_NUM)...	899
18.7.13	Denominator of Video PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_VIDEO_DENOM).....	899
18.7.14	MLB PLL Control Register (CCM_ANALOG_PLL_MLB $n$ ).....	900
18.7.15	Analog ENET PLL Control Register (CCM_ANALOG_PLL_ENET $n$ ).....	902
18.7.16	480MHz Clock (PLL3) Phase Fractional Divider Control Register (CCM_ANALOG_PFD_480 $n$ ).....	903
18.7.17	528MHz Clock (PLL2) Phase Fractional Divider Control Register (CCM_ANALOG_PFD_528 $n$ ).....	905
18.7.18	Miscellaneous Register 0 (CCM_ANALOG_MISC0 $n$ ).....	908
18.7.19	Miscellaneous Register 1 (CCM_ANALOG_MISC1 $n$ ).....	912
18.7.20	Miscellaneous Register 2 (CCM_ANALOG_MISC2 $n$ ).....	915

## Chapter 19 MIPI CSI to IPU Gasket (CSI2IPU)

<b>Section number</b>	<b>Title</b>	<b>Page</b>
19.1	Overview.....	921
19.1.1	CSI2IPU feature summary.....	922
19.1.2	CSI2IPU architectural description.....	922
19.2	CSI2IPU signals.....	923
19.3	Timing interface.....	924
19.4	Payload data output formats.....	925
19.5	CSI2IPU Memory Map/Register Definition.....	932
19.5.1	CSI 2 IPU Gasket Software Reset (CSI2IPU_SW_RST).....	933

## **Chapter 20 Display Content Integrity Checker (DCIC)**

20.1	Overview.....	935
20.1.1	Block Diagram.....	936
20.1.2	Features.....	937
20.2	Functional Description.....	937
20.2.1	Generic synchronous parallel display interface.....	937
20.2.2	CRC Polynomial.....	938
20.2.3	Mode of operation.....	939
20.2.4	Interrupts.....	939
20.2.5	Software reset.....	939
20.2.6	Clock domains.....	940
20.2.7	External controller mismatch indication signal.....	940
20.2.8	Power saving.....	940
20.2.9	System Considerations.....	940
20.3	DCIC Memory Map/Register Definition.....	941
20.3.1	DCIC Control Register (DCICx_DCICC).....	942
20.3.2	DCIC Interrupt Control Register (DCICx_DCICIC).....	943
20.3.3	DCIC Status Register (DCICx_DCICS).....	944
20.3.4	DCIC ROI Config Register m (DCICx_DCICRC).....	945
20.3.5	DCIC ROI Size Register m (DCICx_DCICRS).....	946

<b>Section number</b>	<b>Title</b>	<b>Page</b>
20.3.6	DCIC ROI Reference Signature Register m (DCICx_DCICRRS).....	947
20.3.7	DCIC ROI Calculated Signature m (DCICx_DCICRCS).....	947
<b>Chapter 21</b> <b>Enhanced Configurable SPI (ECSPI)</b>		
21.1	Overview.....	949
21.1.1	Features.....	950
21.1.2	Modes and Operations.....	950
21.2	External Signals.....	951
21.3	Clocks.....	954
21.4	Functional Description.....	954
21.4.1	Master Mode.....	955
21.4.2	Slave Mode.....	955
21.4.3	Low Power Modes.....	955
21.4.4	Operations.....	955
21.4.4.1	Typical Master Mode.....	955
21.4.4.1.1	Master Mode with SPI_RDY.....	956
21.4.4.1.2	Master Mode with Wait States.....	958
21.4.4.1.3	Master Mode with SS_CTL[3:0] Control.....	958
21.4.4.1.4	Master Mode with Phase Control.....	959
21.4.4.2	Typical Slave Mode.....	960
21.4.5	Reset.....	961
21.4.6	Interrupts.....	961
21.4.7	DMA .....	963
21.4.8	Byte Order.....	964
21.5	Initialization.....	964
21.6	Applications.....	964
21.7	ECSPI Memory Map/Register Definition.....	965
21.7.1	Receive Data Register (ECSPIx_RXDATA).....	967
21.7.2	Transmit Data Register (ECSPIx_TXDATA).....	968