



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# **i.MX 7Solo Applications Processor Reference Manual**

Document Number: IMX7SRM  
Rev. 0.1, 08/2016





## Contents

Section number	Title	Page
	<b>Chapter 1 Introduction</b>	
1.1	Introduction.....	167
1.2	Target Applications.....	167
1.3	Acronyms and Abbreviations.....	167
1.4	Features.....	170
1.4.1	ARM Cortex-A7 Platform.....	170
1.4.2	Cortex-M4 Core Platform.....	171
1.4.3	System Bus and Interconnect.....	171
1.4.4	Clocking and Resets.....	171
1.4.5	Interrupts and DMA.....	172
1.4.6	On-Chip Memory.....	172
1.4.7	External Memory Interface.....	172
1.4.8	Timers.....	173
1.4.9	Image/Graphic Accelerators.....	173
1.4.10	Display and Camera Interfaces.....	173
1.4.11	Audio.....	174
1.4.12	General Connectivity Interfaces.....	174
1.4.13	Security.....	175
1.4.14	Multicore Support.....	176
1.4.15	Analog.....	176
1.4.16	GPIO and Pin Multiplexing.....	176
1.4.17	Power Management.....	176
1.4.18	System Debug.....	176
1.5	Architectural Overview.....	177
1.5.1	Simplified Block Diagram.....	177
1.6	Primary Boot Options.....	178

<b>Section number</b>	<b>Title</b>	<b>Page</b>
1.7	Operation Temperature.....	179
1.8	Package.....	179
1.9	Endianness Support.....	179

## **Chapter 2 Memory Map**

2.1	Memory.....	181
2.1.1	Memory system overview.....	181
2.1.1.1	On-chip L1, L2 caches, TCM.....	181
2.1.1.2	On-chip memories.....	181
2.1.1.3	External L3 memories.....	182
2.1.2	Cortex-A7 Memory Map .....	182
2.1.3	Cortex-M4 Memory Map.....	184
2.1.4	DMA memory map.....	186
2.1.5	AIPS Memory Map.....	187
2.1.6	DAP Memory Map.....	191

## **Chapter 3 Security**

3.1	System Security.....	193
3.1.1	Overview.....	193
3.1.2	Central Security Unit (CSU).....	194
3.1.2.1	CSU Overview.....	194
3.1.2.2	CSU Features.....	194
3.1.2.3	CSU Functional Description.....	194
3.1.2.3.1	CSU Peripheral Access Policy.....	195
3.1.3	Cryptographic Acceleration and Assurance Module (CAAM).....	196
3.1.3.1	CAAM Overview.....	196
3.1.4	Secure Non-Volatile Storage (SNVS).....	196
3.1.4.1	SNVS Overview.....	196
3.1.4.2	Tamper Detection.....	197

<b>Section number</b>	<b>Title</b>	<b>Page</b>
3.1.5	High-Assurance Boot (HAB).....	198
3.1.6	RDC Overview.....	198
3.1.7	System JTAG Controller (SJC).....	198
3.2	Resource Domain Controller (RDC).....	199
3.2.1	Overview.....	199
	3.2.1.1    Features.....	200
3.2.2	Functional Description.....	201
	3.2.2.1    Domain ID .....	203
	3.2.2.2    Resource Assignment .....	203
	3.2.2.3    Safe Sharing.....	204
	3.2.2.4    Resource Domain Control and Security Considerations .....	205
3.2.3	Modes of Operation.....	207
	3.2.3.1    Low Power Modes.....	207
3.2.4	Programming Interface.....	208
	3.2.4.1    Master Assignment Registers.....	208
	3.2.4.2    Peripheral Mapping .....	209
	3.2.4.3    Memory Region Map.....	213
3.2.5	RDC Memory Map/Register Definition.....	213
	3.2.5.1    Version Information (RDC_VIR).....	224
	3.2.5.2    Status (RDC_STAT).....	225
	3.2.5.3    Interrupt and Control (RDC_INTCTRL).....	226
	3.2.5.4    Interrupt Status (RDC_INTSTAT).....	226
	3.2.5.5    Master Domain Assignment (RDC_MDA $n$ ).....	227
	3.2.5.6    Peripheral Domain Access Permissions (RDC_PDAP $n$ ).....	228
	3.2.5.7    Memory Region Start Address (RDC_MRSA $n$ ).....	229
	3.2.5.8    Memory Region End Address (RDC_MREA $n$ ).....	230
	3.2.5.9    Memory Region Control (RDC_MRC $n$ ).....	230
	3.2.5.10   Memory Region Violation Status (RDC_MRVS $n$ ).....	232
3.2.6	RDC SEMA42 Memory Map/Register Definition.....	232

Section number	Title	Page
3.2.6.1	Gate Register (RDC_SEMAPHOREx_GATE <sub>n</sub> ).....	236
3.2.6.2	Reset Gate Write (RDC_SEMAPHOREx_RSTGT_W).....	237
3.2.6.3	Reset Gate Read (RDC_SEMAPHOREx_RSTGT_R).....	239

## Chapter 4 ARM Platform and Debug

4.1	ARM Cortex A7 Platform (CA7).....	241
4.1.1	Overview.....	241
4.1.2	External Signals.....	242
4.1.3	Clocks.....	243
4.1.4	Platform Configuration.....	243
4.1.5	Low-Power and Performance.....	244
4.2	ARM Cortex M4 Platform (CM4).....	244
4.2.1	Overview.....	244
4.2.1.1	Cortex-M4 Block Diagram.....	245
4.2.2	Cortex-M4 Platform Features.....	246
4.2.2.1	Core Module Features.....	246
4.2.2.2	Network Interconnect Features.....	247
4.2.3	Cortex-M4 Instruction Fetches on the System Bus.....	247
4.2.4	Major Platform Bus Interfaces.....	248
4.2.5	Cortex-M4 Boot Requirements.....	248
4.2.6	Clocks and Resets.....	249
4.2.7	Debug Configuration.....	249
4.2.8	Platform JTAG Requirements.....	250
4.2.9	Local Memory Controller (LMEM).....	251
4.2.9.1	LMEM Block Diagram.....	251
4.2.9.2	Cache features.....	252
4.2.9.3	LMEM Function.....	254
4.2.9.3.1	Processor Code accesses.....	254
4.2.9.3.2	Processor Space accesses.....	254

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.2.9.3.3	Backdoor port accesses.....	254
4.2.9.3.4	SRAM Function.....	254
4.2.9.3.4.1	SRAM Configuration.....	255
4.2.9.3.4.2	SRAM Arrays.....	255
4.2.9.3.4.3	SRAM accesses.....	255
4.2.9.3.5	Cache Function.....	256
4.2.9.3.6	Cache Control.....	257
4.2.9.3.6.1	Cache set commands.....	257
4.2.9.3.6.2	Cache line commands.....	258
4.2.10	Miscellaneous Control Module (MCM).....	261
4.2.10.1	MCM features.....	261
4.2.10.2	MCM Interrupts.....	261
4.2.10.2.1	Normal interrupt.....	261
4.2.11	LMEM Memory Map/Register Definition.....	262
4.2.11.1	Cache control register (LMEM_PCCR).....	262
4.2.11.2	Cache line control register (LMEM_PCCLCR).....	264
4.2.11.3	Cache search address register (LMEM_PCCSAR).....	266
4.2.11.4	Cache read/write value register (LMEM_PCCCVR).....	267
4.2.11.5	Cache control register (LMEM_PSCCR).....	268
4.2.11.6	Cache line control register (LMEM_PSCLCR).....	269
4.2.11.7	Cache search address register (LMEM_PSCSAR).....	272
4.2.11.8	Cache read/write value register (LMEM_PSCCVR).....	273
4.2.12	MCM Memory Map/Register Definition.....	273
4.2.12.1	Crossbar Switch (AXBS) Slave Configuration (MCM_PLASC).....	274
4.2.12.2	Crossbar Switch (AXBS) Master Configuration (MCM_PLAMC).....	274
4.2.12.3	Crossbar Switch (AXBS) Control Register (MCM_PLACR).....	275
4.2.12.4	Fault address register (MCM_FADR).....	275
4.2.12.5	Fault attributes register (MCM_FATR).....	276
4.2.12.6	Fault data register (MCM_FDR).....	278

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.3	Messaging Unit (MU).....	279
4.3.1	Overview.....	279
4.3.1.1	Features.....	279
4.3.1.2	Modes of Operation.....	280
4.3.2	External Signals.....	280
4.3.3	Functional Description.....	280
4.3.3.1	Processor A Side Memory-Mapping.....	281
4.3.3.2	Processor B Side Memory-Mapping.....	281
4.3.3.3	MU Messaging.....	281
4.3.3.3.1	Programmer Model.....	282
4.3.3.3.2	Messaging Examples.....	283
4.3.3.4	Operating Modes.....	284
4.3.3.5	Low Power Modes.....	284
4.3.3.5.1	Low Power Clocks and Synchronization.....	284
4.3.3.5.2	Processor Low Power Modes.....	284
4.3.3.6	Event Update Timing.....	285
4.3.3.7	Interrupts.....	286
4.3.3.7.1	Interrupts to the Processors.....	286
4.3.3.7.2	General Purpose Interrupt Clearing Sequence.....	286
4.3.3.8	Interrupt Messaging Protocols.....	287
4.3.3.8.1	Messaging Protocols using Interrupts.....	287
4.3.3.8.2	Messaging Protocols using Event Interrupts.....	289
4.3.3.9	Exclusive Access to Shared Memory.....	290
4.3.3.10	Packet Data Transfers.....	291
4.3.3.11	MU Resets.....	292
4.3.4	Software Restrictions.....	293
4.3.4.1	General Restrictions.....	293
4.3.4.1.1	Write-After-Write to a Transmit Register.....	293
4.3.4.1.2	Read-After-Read from a Receive Register.....	293

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.3.4.2	Processor Restrictions.....	294
4.3.4.2.1	Before Entering Low Power Mode.....	294
4.3.4.2.2	Before Setting a General Interrupt Request Bit (GIR0–3).....	294
4.3.4.2.3	Reset Bit Restrictions.....	294
4.3.5	MU Processor A-side Memory Map/Register Definition.....	295
4.3.5.1	Processor A Transmit Register 0 (MU_ATR0).....	295
4.3.5.2	Processor A Transmit Register 1 (MU_ATR1).....	296
4.3.5.3	Processor A Transmit Register 2 (MU_ATR2).....	297
4.3.5.4	Processor A Transmit Register 3 (MU_ATR3).....	297
4.3.5.5	Processor A Receive Register 0 (MU_ARR0).....	298
4.3.5.6	Processor A Receive Register 1 (MU_ARR1).....	299
4.3.5.7	Processor A Receive Register 2 (MU_ARR2).....	299
4.3.5.8	Processor A Receive Register 3 (MU_ARR3).....	300
4.3.5.9	Processor A Status Register (MU_ASR).....	301
4.3.5.10	Processor A Control Register (MU_ACR).....	304
4.3.6	MU Processor B-side Memory Map/Register Definition.....	306
4.3.6.1	Processor B Transmit Register 0 (MU_BTR0).....	307
4.3.6.2	Processor B Transmit Register 1 (MU_BTR1).....	308
4.3.6.3	Processor B Transmit Register 2 (MU_BTR2).....	308
4.3.6.4	Processor B Transmit Register 3 (MU_BTR3).....	309
4.3.6.5	Processor B Receive Register 0 (MU_BRR0).....	310
4.3.6.6	Processor B Receive Register 1 (MU_BRR1).....	310
4.3.6.7	Processor B Receive Register 2 (MU_BRR2).....	311
4.3.6.8	Processor B Receive Register 3 (MU_BRR3).....	312
4.3.6.9	Processor B Status Register (MU_BSR).....	313
4.3.6.10	Processor B Control Register (MU_BCR).....	316
4.4	Semaphore (SEMA4).....	318
4.4.1	Overview.....	318
4.4.1.1	Features.....	319

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.4.1.2	Modes of Operation.....	320
4.4.2	External Signal Description.....	320
4.4.3	Functional Description.....	320
4.4.3.1	SEMA4_GATEn Operation.....	320
4.4.3.2	SEMA4_CPNNTF Operation.....	322
4.4.4	Initialization Information.....	325
4.4.5	Application Information.....	325
4.4.6	Memory map and register definition.....	327
4.4.6.1	Semaphores Gate 0 Register (SEMA4_Gate00).....	328
4.4.6.2	Semaphores Gate 1 Register (SEMA4_Gate01).....	329
4.4.6.3	Semaphores Gate 2 Register (SEMA4_Gate02).....	330
4.4.6.4	Semaphores Gate 3 Register (SEMA4_Gate03).....	331
4.4.6.5	Semaphores Gate 4 Register (SEMA4_Gate04).....	332
4.4.6.6	Semaphores Gate 5 Register (SEMA4_Gate05).....	333
4.4.6.7	Semaphores Gate 6 Register (SEMA4_Gate06).....	334
4.4.6.8	Semaphores Gate 7 Register (SEMA4_Gate07).....	335
4.4.6.9	Semaphores Gate 8 Register (SEMA4_Gate08).....	336
4.4.6.10	Semaphores Gate 9 Register (SEMA4_Gate09).....	337
4.4.6.11	Semaphores Gate 10 Register (SEMA4_Gate10).....	338
4.4.6.12	Semaphores Gate 11 Register (SEMA4_Gate11).....	339
4.4.6.13	Semaphores Gate 12 Register (SEMA4_Gate12).....	340
4.4.6.14	Semaphores Gate 13 Register (SEMA4_Gate13).....	341
4.4.6.15	Semaphores Gate 14 Register (SEMA4_Gate14).....	342
4.4.6.16	Semaphores Gate 15 Register (SEMA4_Gate15).....	343
4.4.6.17	Semaphores Processor n IRQ Notification Enable (SEMA4_CPNINE).....	344
4.4.6.18	Semaphores Processor n IRQ Notification (SEMA4_CPNNTF).....	346
4.4.6.19	Semaphores (Secure) Reset Gate n (SEMA4_RSTGT).....	348
4.4.6.20	Semaphores (Secure) Reset IRQ Notification (SEMA4_RSTNTF).....	349
4.5	On-Chip RAM Memory Controller (OCRAM).....	351

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.5.1	Overview.....	351
4.5.2	Basic Functions.....	351
4.5.2.1	Read/Write Arbitration.....	351
4.5.3	Advanced Features.....	352
4.5.3.1	Read Data Wait State.....	352
4.5.3.2	Read Address Pipeline.....	352
4.5.3.3	Write Data Pipeline.....	353
4.5.3.4	Write Address Pipeline.....	353
4.5.4	Programmable Registers.....	353
4.6	Network Interconnect Bus System (NIC-301).....	354
4.6.1	Overview .....	354
4.6.1.1	Block diagram.....	354
4.6.1.2	NIC-301 Main Features.....	355
4.6.1.3	Modes and Operations.....	355
4.6.2	External Signals.....	355
4.6.3	Memory Map and Register Definition.....	355
4.6.3.1	Memory Map.....	355
4.6.3.2	Configuration programmers model.....	355
4.6.3.2.1	Address control and ID registers.....	356
4.6.3.2.2	AMBA master interface block (AMIB) configuration registers.....	356
4.6.3.2.3	ASIB (AMBA slave interface block) configuration registers.....	357
4.6.3.3	Register Descriptions.....	357
4.7	AHB to IP Bridge (AIPSTZ).....	358
4.7.1	Overview.....	358
4.7.1.1	Features.....	358
4.7.2	Clocks.....	358
4.7.3	Functional Description.....	359
4.7.4	Access Protections.....	360
4.7.5	Access Support.....	360

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.7.6	Initialization Information.....	361
4.7.6.1	Security Block.....	361
4.7.7	AIPSTZ Memory Map/Register Definition.....	362
4.7.7.1	Master Priviledge Registers (AIPSTZ_MPR).....	363
4.7.7.2	Off-Platform Peripheral Access Control Registers (AIPSTZ_OPACR).....	365
4.7.7.3	Off-Platform Peripheral Access Control Registers (AIPSTZ_OPACR1).....	369
4.7.7.4	Off-Platform Peripheral Access Control Registers (AIPSTZ_OPACR2).....	372
4.7.7.5	Off-Platform Peripheral Access Control Registers (AIPSTZ_OPACR3).....	375
4.7.7.6	Off-Platform Peripheral Access Control Registers (AIPSTZ_OPACR4).....	378
4.8	Shared Peripheral Bus Arbiter (SPBA).....	379
4.8.1	Overview.....	379
4.8.1.1	Features.....	380
4.8.1.2	Modes of operation.....	381
4.8.2	Clocks.....	381
4.8.3	Functional description.....	382
4.8.3.1	Masters arbitration.....	382
4.8.4	Resource ownership control.....	385
4.8.4.1	Access control .....	385
4.8.4.1.1	Peripheral access.....	385
4.8.4.1.2	Peripheral Right Register access.....	386
4.8.4.2	Owner election.....	387
4.8.4.3	Ending ownership.....	387
4.8.4.3.1	Software Controlled Ownership Ending.....	387
4.8.4.4	The Un-owned State.....	388
4.8.5	SPBA Memory Map/Register Definition.....	388
4.8.5.1	Peripheral Rights Register (SPBA_PRR $n$ ).....	390
4.9	ROM Controller with Patch (ROMCP).....	391
4.9.1	Overview.....	391
4.9.1.1	Features.....	392

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.9.1.2	Modes of Operation.....	393
4.9.1.2.1	Low Power Mode.....	393
4.9.2	Clocks.....	393
4.9.3	Memory Map.....	393
4.9.3.1	ROM Memory Map in detail.....	393
4.9.4	Functional Description.....	394
4.9.4.1	ROM Controller (ROMC) Functional Description.....	394
4.9.4.1.1	Functionality overview.....	394
4.9.4.2	ROMC Functional Description.....	394
4.9.4.2.1	ROMC Disabling.....	394
4.9.4.2.2	ROMC Event Priority.....	395
4.9.4.2.3	Data Fixing.....	395
4.9.4.2.4	Opcode Patching.....	396
4.9.4.2.4.1	Typical Software Response to Opcode Patch.....	397
4.9.4.2.5	External Boot Feature.....	398
4.9.4.2.6	Alternate Masters and ROMC.....	398
4.9.5	ROMCP Memory Map/Register Definition.....	399
4.9.5.1	ROMC Data Registers (ROMC_ROMPATCHnD).....	400
4.9.5.2	ROMC Control Register (ROMC_ROMPATCHCNTL).....	401
4.9.5.3	ROMC Enable Register High (ROMC_ROMPATCHENH).....	402
4.9.5.4	ROMC Enable Register Low (ROMC_ROMPATCHENL).....	402
4.9.5.5	ROMC Address Registers (ROMC_ROMPATCHnA).....	403
4.9.5.6	ROMC Status Register (ROMC_ROMPATCHSR).....	404
4.10	TrustZone Address Space Controller (TZASC).....	405
4.10.1	Overview.....	405
4.10.2	Clocks.....	406
4.10.3	Address Mapping in various memory mapping modes.....	406
4.11	System Debug.....	406
4.11.1	Debug.....	406

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.11.1.1	Debug Architecture.....	406
4.11.1.2	Debug System Features.....	407
4.11.1.3	System level debug architecture.....	407
4.11.1.4	JTAG topology.....	409
4.11.1.4.1	4.11.1.4.1    Debug Access Port (DAP) TAP.....	410
4.11.1.5	4.11.1.5    Debug status and control registers.....	410
4.12	System JTAG Controller (SJC).....	413
4.12.1	4.12.1    Overview.....	413
4.12.1.1	4.12.1.1    Features.....	413
4.12.1.2	4.12.1.2    Modes of Operation.....	414
4.12.2	4.12.2    External Signals.....	416
4.12.2.1	4.12.2.1    External Signal Overview.....	416
4.12.2.2	4.12.2.2    TAP Controller.....	417
4.12.2.3	4.12.2.3    Accessing ExtraDebug Registers.....	419
4.12.3	4.12.3    TAP Selection Block (TSB).....	421
4.12.3.1	4.12.3.1    Select Mode Using Software.....	421
4.12.4	4.12.4    Boundary Scan Register (BSR) .....	422
4.12.5	4.12.5    SoC JTAG Instruction Register (SJIR) .....	423
4.12.5.1	4.12.5.1    ID_CODE Instruction (IDCODE) .....	423
4.12.5.2	4.12.5.2    SAMPLE/PRELOAD Instruction .....	425
4.12.5.3	4.12.5.3    EXTEST Instruction.....	425
4.12.5.4	4.12.5.4    HIGHZ Instruction.....	426
4.12.5.5	4.12.5.5    BYPASS Instruction .....	426
4.12.5.6	4.12.5.6    ENABLE_ExtraDebug Instruction .....	426
4.12.5.7	4.12.5.7    ENTER_DEBUG instruction .....	427
4.12.5.8	4.12.5.8    TAP Select Instruction .....	427
4.12.5.9	4.12.5.9    EXTEST_PULSE instruction .....	428
4.12.5.10	4.12.5.10    EXTEST_TRAIN instruction.....	428
4.12.6	4.12.6    Security.....	428

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.12.6.1	JTAG Security Modes .....	429
4.12.6.1.1	Mode 1: No Debug - Maximum Security.....	429
4.12.6.1.2	Mode 2: Secure JTAG - High Security .....	429
4.12.6.1.2.1	Challenge/Response Mechanism in System JTAG Mode.....	430
4.12.6.1.3	Mode 3: JTAG Enabled - Low Security .....	431
4.12.6.2	Software Enabled JTAG.....	431
4.12.6.3	Kill Trace.....	431
4.12.6.4	SJC Disable Fuse .....	432
4.12.7	Functional Description.....	433
4.12.7.1	Static Core Debug.....	433
4.12.7.2	Reset Mechanism.....	433
4.12.8	Initialization/Application Information.....	434
4.12.9	SJC Memory Map/Register Definition.....	435
4.12.9.1	General Purpose Unsecured Status Register 1 (SJC_GPUSR1).....	437
4.12.9.2	General Purpose Unsecured Status Register 2 (SJC_GPUSR2).....	439
4.12.9.3	General Purpose Unsecured Status Register 3 (SJC_GPUSR3).....	439
4.12.9.4	General Purpose Secured Status Register (SJC_GPSSR).....	440
4.12.9.5	Debug Control Register (SJC_DCR).....	441
4.12.9.6	Security Status Register (SJC_SSR).....	443
4.12.9.7	General Purpose Clocks Control Register (SJC_GPCCR).....	446

## Chapter 5 Clocks and Power Management

5.1	Clock, Reset, and Power Management.....	447
5.1.1	Introduction.....	447
5.1.2	Components of Clock and Power Management.....	447
5.1.3	Clock Generation.....	448
5.1.3.1	Overview.....	448
5.1.3.2	Oscillator.....	449
5.1.3.3	Clock I/O Port.....	450

<b>Section number</b>	<b>Title</b>	<b>Page</b>
5.1.3.4	PLL and PFD.....	451
5.1.3.5	Clock Root Generation.....	454
5.1.3.5.1	Bus Clock Slice.....	455
5.1.3.5.2	Core Clock Slice.....	456
5.1.3.5.3	Peripheral Clock Slice.....	457
5.1.3.6	Low Power Clock Gating (LPCG).....	457
5.1.3.7	DRAM Clock Generation.....	458
5.1.4	Power Management.....	459
5.1.4.1	Overview.....	459
5.1.4.2	PMU.....	460
5.1.4.2.1	PMU Components.....	461
5.1.4.2.2	Power Distribution.....	462
5.1.4.2.3	External Power Supplies.....	463
5.1.4.2.4	Generated Power Supplies.....	464
5.1.4.3	Power Domains.....	465
5.1.4.4	Power Modes.....	469
5.1.4.4.1	OFF Mode.....	470
5.1.4.4.2	SNVS Mode.....	470
5.1.4.4.3	LPSR Mode.....	470
5.1.4.4.4	RUN Mode.....	471
5.1.4.4.5	Low Power Mode.....	471
5.1.4.4.6	Low Power Target.....	473
5.1.4.4.7	Exit Time.....	474
5.1.4.5	Managing Power Rails and Power Domains.....	474
5.1.4.5.1	General Rules.....	474
5.1.4.5.2	ARM and SOC Power.....	475
5.1.4.5.3	MIPI PHY.....	475
5.1.4.5.4	USB HSIC PHY Power Supply .....	475
5.1.4.5.5	USB OTG PHY Power.....	476

<b>Section number</b>	<b>Title</b>	<b>Page</b>
	5.1.4.5.6      GPIO Power.....	476
	5.1.4.5.7      DRAM IO Power.....	477
	5.1.4.5.8      Power Up and Power Down Sequence.....	478
5.2	Clock Control Module (CCM).....	478
5.2.1	Overview.....	478
5.2.2	External Signals.....	479
5.2.3	Clock Root Selects.....	480
5.2.4	Clock Tree.....	494
5.2.5	System Clocks.....	500
5.2.6	Functional Description.....	515
5.2.6.1	Input Clocks.....	515
5.2.6.2	CKIL Synchronizer.....	516
5.2.6.3	Clock Components.....	517
5.2.6.3.1	Clock Divider.....	517
5.2.6.3.2	Safe Multiplexer.....	517
5.2.6.3.3	Clock Gate.....	518
5.2.6.3.4	8 to 1 Multiplexer.....	518
5.2.6.4	Clock Slices.....	518
5.2.6.4.1	Core clock slice.....	519
5.2.6.4.2	Bus clock slice.....	519
5.2.6.4.3	Peripheral clock slice.....	520
5.2.6.4.4	DRAM clock slice.....	520
5.2.6.5	Clock gate control.....	521
5.2.6.6	Clock source control.....	521
5.2.6.7	Access control.....	522
5.2.6.8	System level considerations.....	523
5.2.7	Programming Guide.....	523
5.2.7.1	Set, Clear, and Toggle register features.....	523
5.2.7.2	PLL Interface.....	524

<b>Section number</b>	<b>Title</b>	<b>Page</b>
5.2.7.3	CCGR Interface.....	525
5.2.7.4	Target Interface.....	529
5.2.7.5	Normal Interface.....	530
5.2.8	CCM Memory Map/Register Definition.....	531
5.2.8.1	General Purpose Register (CCM_GPR $n$ ).....	682
5.2.8.2	CCM PLL Control Register (CCM_PLL_CTRL $n$ ).....	683
5.2.8.3	CCM PLL Control Register (CCM_PLL_CTRL $n$ _SET).....	685
5.2.8.4	CCM PLL Control Register (CCM_PLL_CTRL $n$ _CLR).....	687
5.2.8.5	CCM PLL Control Register (CCM_PLL_CTRL $n$ _TOG).....	689
5.2.8.6	CCM Clock Gating Register (CCM_CCGR $n$ ).....	691
5.2.8.7	CCM Clock Gating Register (CCM_CCGR $n$ _SET).....	693
5.2.8.8	CCM Clock Gating Register (CCM_CCGR $n$ _CLR).....	695
5.2.8.9	CCM Clock Gating Register (CCM_CCGR $n$ _TOG).....	697
5.2.8.10	Target Register (CCM_TARGET_ROOT $n$ ).....	699
5.2.8.11	Target Register (CCM_TARGET_ROOT $n$ _SET).....	701
5.2.8.12	Target Register (CCM_TARGET_ROOT $n$ _CLR).....	703
5.2.8.13	Target Register (CCM_TARGET_ROOT $n$ _TOG).....	705
5.2.8.14	Miscellaneous Register (CCM_MISC $n$ ).....	707
5.2.8.15	Miscellaneous Register (CCM_MISC_ROOT $n$ _SET).....	708
5.2.8.16	Miscellaneous Register (CCM_MISC_ROOT $n$ _CLR).....	709
5.2.8.17	Miscellaneous Register (CCM_MISC_ROOT $n$ _TOG).....	710
5.2.8.18	Post Divider Register (CCM_POST $n$ ).....	711
5.2.8.19	Post Divider Register (CCM_POST_ROOT $n$ _SET).....	714
5.2.8.20	Post Divider Register (CCM_POST_ROOT $n$ _CLR).....	717
5.2.8.21	Post Divider Register (CCM_POST_ROOT $n$ _TOG).....	720
5.2.8.22	Pre Divider Register (CCM_PRE $n$ ).....	723
5.2.8.23	Pre Divider Register (CCM_PRE_ROOT $n$ _SET).....	726
5.2.8.24	Pre Divider Register (CCM_PRE_ROOT $n$ _CLR).....	729
5.2.8.25	Pre Divider Register (CCM_PRE_ROOT $n$ _TOG).....	732

<b>Section number</b>	<b>Title</b>	<b>Page</b>
5.2.8.26	Access Control Register (CCM_ACCESS_CTRL $n$ ).....	735
5.2.8.27	Access Control Register (CCM_ACCESS_CTRL_ROOT $n$ _SET).....	737
5.2.8.28	Access Control Register (CCM_ACCESS_CTRL_ROOT $n$ _CLR).....	740
5.2.8.29	Access Control Register (CCM_ACCESS_CTRL_ROOT $n$ _TOG).....	742
5.2.9	CCM Analog Memory Map/Register Definition.....	744
5.2.9.1	Anadig ARM PLL control Register (CCM_ANALOG_PLL_ARM $n$ ).....	747
5.2.9.2	Anadig DDR PLL Control Register (CCM_ANALOG_PLL_DDR $n$ ).....	749
5.2.9.3	DDR PLL Spread Spectrum Register. (CCM_ANALOG_PLL_DDR_SS).....	751
5.2.9.4	Numerator of DDR PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_DDR_NUM).....	752
5.2.9.5	Denominator of DDR PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_DDR_DENOM).....	752
5.2.9.6	Anadig 480MHz PLL Control Register (CCM_ANALOG_PLL_480 $n$ ).....	754
5.2.9.7	480MHz Clock Phase Fractional Divider Control Register A (CCM_ANALOG_PFD_480A $n$ ).....	757
5.2.9.8	480MHz Clock Phase Fractional Divider Control Register B (CCM_ANALOG_PFD_480B $n$ ).....	760
5.2.9.9	Anadig ENET PLL Control Register (CCM_ANALOG_PLL_ENET $n$ ).....	763
5.2.9.10	Anadig Audio PLL control Register (CCM_ANALOG_PLL_AUDIO $n$ ).....	766
5.2.9.11	Audio PLL Spread Spectrum Register. (CCM_ANALOG_PLL_AUDIO_SS).....	768
5.2.9.12	Numerator of Audio PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_AUDIO_NUM).....	769
5.2.9.13	Denominator of Audio PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_AUDIO_DENOM).....	769
5.2.9.14	Anadig Video PLL control Register (CCM_ANALOG_PLL_VIDEO $n$ ).....	771
5.2.9.15	Video PLL Spread Spectrum Register. (CCM_ANALOG_PLL_VIDEO_SS).....	773
5.2.9.16	Numerator of Video PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_VIDEO_NUM).....	774
5.2.9.17	Denominator of Video PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_VIDEO_DENOM).....	774

<b>Section number</b>	<b>Title</b>	<b>Page</b>
5.2.9.18	Miscellaneous0 Analog Clock Control and Status Register (CCM_ANALOG_CLK_MISC0n).....	775
5.3	Crystal Oscillator (XTALOSC).....	776
5.3.1	Overview.....	776
5.3.2	Functional Description.....	778
5.3.3	XTALOSC Memory Map/Register Definition.....	779
5.3.3.1	Anadig 24M Oscillator Control Register (XTALOSC_CTRL_24Mn).....	781
5.3.3.2	Anadig 24MHz RC Osc. config0 Register (XTALOSC_RCOSC_CONFIG0n).....	783
5.3.3.3	Anadig 24MHz RC Osc. config1 Register (XTALOSC_RCOSC_CONFIG1n).....	784
5.3.3.4	Anadig 24MHz RC Osc. config2 Register (XTALOSC_RCOSC_CONFIG2n).....	785
5.3.3.5	32K Oscillator Control Register (XTALOSC_OSC_32Kn).....	786
5.4	Power Management Unit (PMU).....	787
5.4.1	Overview.....	787
5.4.2	LDO Regulators.....	789
5.4.2.1	LDO_1P0A.....	789
5.4.2.2	LDO_1P0D.....	789
5.4.2.3	LDO_1P2.....	790
5.4.2.4	LDO_LPSR_1P0.....	790
5.4.3	LDO_USB1_1P0/LDO_USB2_1P0.....	790
5.4.4	LDO_SNVS_1P8.....	790
5.4.5	PMU Memory Map/Register Definition.....	791
5.4.5.1	Anadig 1.0V A Regulator Control Register (PMU_REG_1P0An).....	793
5.4.5.2	Anadig 1.0V D Regulator Control Register (PMU_REG_1P0Dn).....	795
5.4.5.3	Anadig 1.2V HSIC Regulator Control Register (PMU_REG_HSIC_1P2n).....	797
5.4.5.4	Anadig 1.0V Low Power State Retention Regulator Control Register (PMU_REG_LPSR_1P0n).....	799
5.4.5.5	Anadig Reference Analog Control and Status Register (PMU_REFn).....	801
5.4.5.6	Anadig Low Power Control Register (PMU_LOWPWR_CTRLn).....	803
5.5	General Power Controller (GPC).....	804

<b>Section number</b>	<b>Title</b>	<b>Page</b>
5.5.1	Overview.....	804
5.5.2	Features.....	805
5.5.3	Block Diagram.....	806
5.5.4	Functional Description.....	807
5.5.4.1	RUN mode.....	807
5.5.4.2	Low power mode.....	807
5.5.4.2.1	WAIT mode.....	807
5.5.4.2.2	STOP mode.....	808
5.5.4.3	Deep Sleep Mode.....	808
5.5.4.4	LPM Sleep Process.....	809
5.5.4.5	LPM Wake Up Process.....	810
5.5.5	Power Gating Controller (PGC) Overview.....	811
5.5.5.1	PGC power domains.....	811
5.5.5.2	Trigger to PGC: Hardware and Software Requests.....	812
5.5.5.3	Time slot control mechanism for PGCs.....	813
5.5.5.4	Handshake between LPM controller and time slot controller.....	815
5.5.6	Power control for A7 Platform.....	816
5.5.6.1	A7 Platform power domains and power modes.....	816
5.5.6.2	Power down process for the A7 Platform.....	816
5.5.6.2.1	Power down of Core0 and Core1 in the A7 Platform.....	816
5.5.6.2.2	Power down of SCU and L2 Cache RAM.....	818
5.5.6.3	Power up process for the A7 Platform.....	818
5.5.7	Power control for the M4 Platform.....	819
5.5.8	Domain control for PGCs.....	819
5.5.9	Example Code.....	820
5.5.9.1	Example Code 1.....	820
5.5.9.2	Example Code 2.....	822
5.5.9.3	Example Code 3.....	824
5.5.9.4	Example Code 4.....	826

<b>Section number</b>	<b>Title</b>	<b>Page</b>
5.5.10	GPC Memory Map/Register Definition.....	827
5.5.10.1	Basic Low power control register of A7 platform (GPC_LPCR_A7_BSC).....	831
5.5.10.2	Advanced Low power control register of A7 platform (GPC_LPCR_A7_AD).....	833
5.5.10.3	Low power control register of CPU1 (GPC_LPCR_M4).....	835
5.5.10.4	System low power control register (GPC_SLPCR).....	837
5.5.10.5	Memory low power control register (GPC_MLPCR).....	839
5.5.10.6	PGC acknowledge signal selection of A7 platform (GPC_PGC_ACK_SEL_A7).....	840
5.5.10.7	PGC acknowledge signal selection of M4 platform (GPC_PGC_ACK_SEL_M4).....	843
5.5.10.8	GPC Miscellaneous register (GPC_MISC).....	845
5.5.10.9	IRQ masking register 1 of A7 core0 (GPC_IMR1_CORE0_A7).....	846
5.5.10.10	IRQ masking register 2 of A7 core0 (GPC_IMR2_CORE0_A7).....	846
5.5.10.11	IRQ masking register 3 of A7 core0 (GPC_IMR3_CORE0_A7).....	847
5.5.10.12	IRQ masking register 4 of A7 core0 (GPC_IMR4_CORE0_A7).....	847
5.5.10.13	IRQ masking register 1 of A7 core1 (GPC_IMR1_CORE1_A7).....	848
5.5.10.14	IRQ masking register 2 of A7 core1 (GPC_IMR2_CORE1_A7).....	848
5.5.10.15	IRQ masking register 3 of A7 core1 (GPC_IMR3_CORE1_A7).....	848
5.5.10.16	IRQ masking register 4 of A7 core1 (GPC_IMR4_CORE1_A7).....	849
5.5.10.17	IRQ masking register 1 of M4 (GPC_IMR1_M4).....	849
5.5.10.18	IRQ masking register 2 of M4 (GPC_IMR2_M4).....	850
5.5.10.19	IRQ masking register 3 of M4 (GPC_IMR3_M4).....	850
5.5.10.20	IRQ masking register 4 of M4 (GPC_IMR4_M4).....	850
5.5.10.21	IRQ status register 1 of A7 (GPC_ISR1_A7).....	851
5.5.10.22	IRQ status register 2 of A7 (GPC_ISR2_A7).....	851
5.5.10.23	IRQ status register 3 of A7 (GPC_ISR3_A7).....	852
5.5.10.24	IRQ status register 4 of A7 (GPC_ISR4_A7).....	852
5.5.10.25	IRQ status register 1 of M4 (GPC_ISR1_M4).....	852
5.5.10.26	IRQ status register 2 of M4 (GPC_ISR2_M4).....	853
5.5.10.27	IRQ status register 3 of M4 (GPC_ISR3_M4).....	853
5.5.10.28	IRQ status register 4 of M4 (GPC_ISR4_M4).....	853

<b>Section number</b>	<b>Title</b>	<b>Page</b>
5.5.10.29	Slot configure register (GPC_SLT $n$ _CFG).....	854
5.5.10.30	PGC CPU mapping (GPC_PGC_CPU_MAPPING).....	857
5.5.10.31	CPU PGC software up trigger (GPC_CPU_PGC_SW_PUP_REQ).....	858
5.5.10.32	PU PGC software up trigger (GPC_PU_PGC_SW_PUP_REQ).....	859
5.5.10.33	CPU PGC software down trigger (GPC_CPU_PGC_SW_PDN_REQ).....	860
5.5.10.34	PU PGC software down trigger (GPC_PU_PGC_SW_PDN_REQ).....	861
5.5.10.35	CPU PGC software up trigger status1 (GPC_CPU_PGC_PUP_STATUS1).....	862
5.5.10.36	A7 MIX software up trigger status register (GPC_A7_MIX_PGC_PUP_STATUS $n$ ).....	864
5.5.10.37	M4 MIX PGC software up trigger status register (GPC_M4_MIX_PGC_PUP_STATUS $n$ )...	867
5.5.10.38	A7 PU software up trigger status register (GPC_A7_PU_PGC_PUP_STATUS $n$ ).....	870
5.5.10.39	M4 PU PGC software up trigger status register (GPC_M4_PU_PGC_PUP_STATUS $n$ ).....	873
5.5.10.40	CPU PGC software dn trigger status1 (GPC_CPU_PGC_PDN_STATUS1).....	876
5.5.10.41	A7 PU PGC software down trigger status (GPC_A7_PU_PGC_PDN_STATUS $n$ ).....	878
5.5.10.42	M4 PU PGC software down trigger status (GPC_M4_PU_PGC_PDN_STATUS $n$ ).....	880
5.5.10.43	A7 MIX PDN FLG (GPC_A7_MIX_PDN_FLG).....	883
5.5.10.44	A7 PU PDN FLG (GPC_A7_PU_PDN_FLG).....	884
5.5.10.45	M4 MIX PDN FLG (GPC_M4_MIX_PDN_FLG).....	885
5.5.10.46	M4 PU PDN FLG (GPC_M4_PU_PDN_FLG).....	886
5.5.11	GPC PGC Memory Map/Register Definition.....	887
5.5.11.1	GPC PGC Control Register (GPC_PGC_<math>n</math>CTRL).....	890
5.5.11.2	GPC PGC Up Sequence Control Register (GPC_PGC_<math>n</math>PUPSCR).....	891
5.5.11.3	GPC PGC Down Sequence Control Register (GPC_PGC_<math>n</math>PDNSCR).....	892
5.5.11.4	GPC PGC Status Register (GPC_PGC_<math>n</math>SR).....	894
5.5.11.5	GPC PGC Auxiliary Power Switch SCU Control Register (GPC_PGC_SCU_AUXSW).....	897
5.5.11.6	GPC PGC Auxiliary Power Switch Control Register (GPC_PGC_<math>n</math>AUXSW).....	898
5.5.11.7	GPC PGC Control Register (GPC_PGC_HSIC_CTRL).....	899
5.5.11.8	GPC PGC Up Sequence Control Register (GPC_PGC_HSIC_PUPSCR).....	901
5.5.11.9	GPC PGC Down Sequence Control Register (GPC_PGC_HSIC_PDNSCR).....	902
5.5.11.10	GPC PGC Status Register (GPC_PGC_HSIC_SR).....	904

<b>Section number</b>	<b>Title</b>	<b>Page</b>
<b>Chapter 6</b> <b>SNVS, Reset, Fuse and Boot</b>		
6.1	Secure Non-Volatile Storage (SNVS).....	907
6.1.1	SNVS overview.....	907
6.1.1.1	SNVS features.....	907
6.1.1.2	Modes of operation.....	908
6.1.2	SNVS structure.....	908
6.1.2.1	SNVS_HP (high power domain).....	909
6.1.2.2	Non-secure real time counter.....	910
6.1.2.2.1	Calibrating the time counter.....	910
6.1.2.2.2	Time counter alarm.....	911
6.1.2.2.3	Periodic interrupt.....	911
6.1.3	SNVS_LP (low power domain).....	911
6.1.3.1	Behavior during system power down.....	912
6.1.3.2	Monotonic counter (MC).....	912
6.1.4	SNVS reset and system power up.....	913
6.1.4.1	PMIC Interface.....	913
6.1.5	SNVS interrupts and alarms.....	914
6.1.6	Programming Guidelines.....	915
6.1.6.1	RTC control bits setting.....	915
6.1.6.2	RTC value read.....	916
6.1.6.3	General initialization guidelines.....	916
6.1.7	SNVS Register Descriptions.....	917
6.1.7.1	SNVS Memory Map.....	918
6.1.7.2	SNVS_HP Lock (HPLR).....	919
6.1.7.2.1	Address.....	919
6.1.7.2.2	Function.....	919
6.1.7.2.3	Diagram.....	919
6.1.7.2.4	Fields.....	920

<b>Section number</b>	<b>Title</b>	<b>Page</b>
6.1.7.3	SNVS_HP Command (HPCOMR).....	922
6.1.7.3.1	Address.....	922
6.1.7.3.2	Function.....	922
6.1.7.3.3	Diagram.....	923
6.1.7.3.4	Fields.....	923
6.1.7.4	SNVS_HP Control (HPCR).....	926
6.1.7.4.1	Address.....	926
6.1.7.4.2	Function.....	926
6.1.7.4.3	Diagram.....	926
6.1.7.4.4	Fields.....	926
6.1.7.5	SNVS_HP Security Interrupt Control (HPSICR).....	928
6.1.7.5.1	Address.....	928
6.1.7.5.2	Function.....	928
6.1.7.5.3	Diagram.....	929
6.1.7.5.4	Fields.....	929
6.1.7.6	SNVS_HP Security Violation Control (HPSVCR).....	930
6.1.7.6.1	Address.....	930
6.1.7.6.2	Function.....	930
6.1.7.6.3	Diagram.....	930
6.1.7.6.4	Fields.....	930
6.1.7.7	SNVS_HP Status (HPSR).....	932
6.1.7.7.1	Address.....	932
6.1.7.7.2	Function.....	932
6.1.7.7.3	Diagram.....	932
6.1.7.7.4	Fields.....	932
6.1.7.8	SNVS_HP Security Violation Status (HPSVSR).....	934
6.1.7.8.1	Address.....	934
6.1.7.8.2	Function.....	934
6.1.7.8.3	Diagram.....	934