



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# Addendum to MC68HC908QB8, rev. 3

This addendum introduces a change to this data sheet.

## Chapter 17 Development Support, Section 17.3.2 Security

A security feature discourages unauthorized reading of FLASH locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations \$FFF6–\$FFFD. Locations \$FFF6–\$FFFD contain user-defined data.

### **NOTE**

*Do not leave locations \$FFF6–\$FFFD blank. For security reasons, program locations \$FFF6–\$FFFD even if they are not used for vectors.*

Changes to:

## Chapter 17 Development Support, Section 17.3.2 Security

A security feature discourages unauthorized reading of FLASH locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations \$FFF6–\$FFFD. Locations \$FFF6–\$FFFD contain user-defined data.

### **NOTE**

*Do not leave locations \$FFF6–\$FFFD blank. For security reasons, program locations \$FFF6–\$FFFD even if they are not used for vectors. An improved security function denies monitor mode entry if five or more of the eight security bytes are \$00 (zero bytes).*

This page intentionally blank.

# MC68HC908QB8 MC68HC908QB4 MC68HC908QY8

Data Sheet

*M68HC08  
Microcontrollers*

MC68HC908QB8  
Rev. 3  
04/2010

[freescale.com](http://freescale.com)



# **MC68HC908QB8**

# **MC68HC908QB4**

# **MC68HC908QY8**

## **Data Sheet**

---

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.  
This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc., 2005–2010. All rights reserved.

## Revision History

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

## Revision History

Date	Revision Level	Description	Page Number(s)
September, 2005	1	Initial full release	N/A
April, 2007	2	<a href="#">Chapter 3 Analog-to-Digital Converter (ADC10) Module</a> — Renamed ADCSC register to ADSCR to be consistent with development tools.	<a href="#">37</a>
		<a href="#">Figure 4-1. Auto Wakeup Interrupt Request Generation Logic</a> — Changed BUSCLK4 to BUSCLK2 and removed reference to CGMXCLK	<a href="#">51</a>
		<a href="#">4.3 Functional Description</a> — Reworked for clarity	<a href="#">52</a>
		<a href="#">4.6.4 Configuration Register 2</a> — Changed BUSCLK4 to BUSCLK2	<a href="#">55</a>
		<a href="#">4.6.5 Configuration Register 1</a> — Changed BUSCLK4 to BUSCLK2, added bit description for SSREC, and removed SSREC from the note	<a href="#">56</a>
		<a href="#">Chapter 5 Configuration Register (CONFIG)</a> — Changed CGMXCLK to BUSCLKX4	<a href="#">57</a>
		<a href="#">Chapter 13 Enhanced Serial Communications Interface (ESCI) Module</a> — Changed SCIBDSRC to ESCIBDSRC, CGMXCLK to BUSCLKX4, and BUS_CLK to BUS CLOCK	<a href="#">109</a>
		<a href="#">Table 13-5. ESCI LIN Control Bits</a> — Corrected Functionality column	<a href="#">130</a>
		<a href="#">13.9.3 Bit Time Measurement</a> — Corrected first sentence of listing number 1	<a href="#">136</a>
		<a href="#">Figure 17-18. Monitor Mode Entry Timing</a> — Changed CGMXCLK to BUSCLKX4	<a href="#">206</a>
April, 2010	3	Clarify internal oscillator trim register information.	<a href="#">29, 36, 96, 101</a>

# List of Chapters

<b>Chapter 1</b>	<b>General Description. . . . .</b>	<b>17</b>
<b>Chapter 2</b>	<b>Memory. . . . .</b>	<b>23</b>
<b>Chapter 3</b>	<b>Analog-to-Digital Converter (ADC10) Module. . . . .</b>	<b>37</b>
<b>Chapter 4</b>	<b>Auto Wakeup Module (AWU) . . . . .</b>	<b>51</b>
<b>Chapter 5</b>	<b>Configuration Register (CONFIG) . . . . .</b>	<b>57</b>
<b>Chapter 6</b>	<b>Computer Operating Properly (COP). . . . .</b>	<b>61</b>
<b>Chapter 7</b>	<b>Central Processor Unit (CPU). . . . .</b>	<b>65</b>
<b>Chapter 8</b>	<b>External Interrupt (IRQ). . . . .</b>	<b>77</b>
<b>Chapter 9</b>	<b>Keyboard Interrupt Module (KBI). . . . .</b>	<b>83</b>
<b>Chapter 10</b>	<b>Low-Voltage Inhibit (LVI). . . . .</b>	<b>89</b>
<b>Chapter 11</b>	<b>Oscillator Module (OSC) . . . . .</b>	<b>93</b>
<b>Chapter 12</b>	<b>Input/Output Ports (PORTS) . . . . .</b>	<b>103</b>
<b>Chapter 13</b>	<b>Enhanced Serial Communications Interface (ESCI) Module . . . . .</b>	<b>109</b>
<b>Chapter 14</b>	<b>System Integration Module (SIM). . . . .</b>	<b>139</b>



List of Chapters

<b>Chapter 15</b>	<b>Serial Peripheral Interface (SPI) Module . . . . .</b>	<b>155</b>
<b>Chapter 16</b>	<b>Timer Interface Module (TIM) . . . . .</b>	<b>175</b>
<b>Chapter 17</b>	<b>Development Support . . . . .</b>	<b>191</b>
<b>Chapter 18</b>	<b>Electrical Specifications . . . . .</b>	<b>207</b>
<b>Chapter 19</b>	<b>Ordering Information and Mechanical Specifications . . . . .</b>	<b>227</b>

# Table of Contents

## Chapter 1 General Description

1.1	Introduction . . . . .	17
1.2	Features . . . . .	17
1.3	MCU Block Diagram . . . . .	19
1.4	Pin Assignments . . . . .	20
1.5	Pin Functions . . . . .	20
1.6	Pin Function Priority . . . . .	22

## Chapter 2 Memory

2.1	Introduction . . . . .	23
2.2	Unimplemented Memory Locations . . . . .	23
2.3	Reserved Memory Locations . . . . .	23
2.4	Direct Page Registers . . . . .	23
2.5	Random-Access Memory (RAM) . . . . .	30
2.6	FLASH Memory (FLASH) . . . . .	31
2.6.1	FLASH Control Register . . . . .	31
2.6.2	FLASH Page Erase Operation . . . . .	32
2.6.3	FLASH Mass Erase Operation . . . . .	33
2.6.4	FLASH Program Operation . . . . .	33
2.6.5	FLASH Protection . . . . .	34
2.6.6	FLASH Block Protect Register . . . . .	36

## Chapter 3 Analog-to-Digital Converter (ADC10) Module

3.1	Introduction . . . . .	37
3.2	Features . . . . .	37
3.3	Functional Description . . . . .	37
3.3.1	Clock Select and Divide Circuit . . . . .	39
3.3.2	Input Select and Pin Control . . . . .	40
3.3.3	Conversion Control . . . . .	40
3.3.3.1	Initiating Conversions . . . . .	40
3.3.3.2	Completing Conversions . . . . .	40
3.3.3.3	Aborting Conversions . . . . .	40
3.3.3.4	Total Conversion Time . . . . .	41
3.3.4	Sources of Error . . . . .	42
3.3.4.1	Sampling Error . . . . .	42

## Table of Contents

3.3.4.2	Pin Leakage Error . . . . .	42
3.3.4.3	Noise-Induced Errors . . . . .	42
3.3.4.4	Code Width and Quantization Error . . . . .	43
3.3.4.5	Linearity Errors . . . . .	43
3.3.4.6	Code Jitter, Non-Monotonicity and Missing Codes. . . . .	43
3.4	Interrupts . . . . .	44
3.5	Low-Power Modes . . . . .	44
3.5.1	Wait Mode . . . . .	44
3.5.2	Stop Mode . . . . .	44
3.6	ADC10 During Break Interrupts . . . . .	44
3.7	I/O Signals . . . . .	45
3.7.1	ADC10 Analog Power Pin (VDDA). . . . .	45
3.7.2	ADC10 Analog Ground Pin (VSSA) . . . . .	45
3.7.3	ADC10 Voltage Reference High Pin (VREFH). . . . .	45
3.7.4	ADC10 Voltage Reference Low Pin (VREFL) . . . . .	45
3.7.5	ADC10 Channel Pins (ADn). . . . .	46
3.8	Registers . . . . .	46
3.8.1	ADC10 Status and Control Register . . . . .	46
3.8.2	ADC10 Result High Register (ADRH) . . . . .	48
3.8.3	ADC10 Result Low Register (ADRL) . . . . .	48
3.8.4	ADC10 Clock Register (ADCLK) . . . . .	49

## Chapter 4 Auto Wakeup Module (AWU)

4.1	Introduction . . . . .	51
4.2	Features . . . . .	51
4.3	Functional Description . . . . .	52
4.4	Interrupts . . . . .	52
4.5	Low-Power Modes . . . . .	53
4.5.1	Wait Mode . . . . .	53
4.5.2	Stop Mode . . . . .	53
4.6	Registers . . . . .	53
4.6.1	Port A I/O Register . . . . .	53
4.6.2	Keyboard Status and Control Register. . . . .	54
4.6.3	Keyboard Interrupt Enable Register. . . . .	54
4.6.4	Configuration Register 2 . . . . .	55
4.6.5	Configuration Register 1 . . . . .	55

## Chapter 5 Configuration Register (CONFIG)

5.1	Introduction . . . . .	57
5.2	Functional Description . . . . .	57

## Chapter 6 Computer Operating Properly (COP)

6.1	Introduction . . . . .	61
6.2	Functional Description . . . . .	61
6.3	I/O Signals . . . . .	62
6.3.1	BUSCLKX4 . . . . .	62
6.3.2	STOP Instruction . . . . .	62
6.3.3	COPCTL Write . . . . .	62
6.3.4	Power-On Reset. . . . .	62
6.3.5	Internal Reset. . . . .	62
6.3.6	COPD (COP Disable). . . . .	62
6.3.7	COPRS (COP Rate Select) . . . . .	63
6.4	Interrupts . . . . .	63
6.5	Monitor Mode . . . . .	63
6.6	Low-Power Modes . . . . .	63
6.6.1	Wait Mode . . . . .	63
6.6.2	Stop Mode . . . . .	63
6.7	COP Module During Break Mode . . . . .	63
6.8	Register . . . . .	63

## Chapter 7 Central Processor Unit (CPU)

7.1	Introduction . . . . .	65
7.2	Features. . . . .	65
7.3	CPU Registers . . . . .	65
7.3.1	Accumulator . . . . .	66
7.3.2	Index Register . . . . .	66
7.3.3	Stack Pointer . . . . .	67
7.3.4	Program Counter . . . . .	67
7.3.5	Condition Code Register . . . . .	68
7.4	Arithmetic/Logic Unit (ALU) . . . . .	69
7.5	Low-Power Modes . . . . .	69
7.5.1	Wait Mode . . . . .	69
7.5.2	Stop Mode . . . . .	69
7.6	CPU During Break Interrupts . . . . .	69
7.7	Instruction Set Summary . . . . .	70
7.8	Opcode Map . . . . .	75

## Chapter 8 External Interrupt (IRQ)

8.1	Introduction . . . . .	77
8.2	Features. . . . .	77
8.3	Functional Description . . . . .	77
8.3.1	MODE = 1 . . . . .	79
8.3.2	MODE = 0 . . . . .	79
8.4	Interrupts . . . . .	80

## Table of Contents

8.5	Low-Power Modes . . . . .	80
8.5.1	Wait Mode . . . . .	80
8.5.2	Stop Mode . . . . .	80
8.6	IRQ Module During Break Interrupts . . . . .	80
8.7	I/O Signals . . . . .	80
8.7.1	IRQ Input Pins (IRQ) . . . . .	80
8.8	Registers . . . . .	81

## Chapter 9 Keyboard Interrupt Module (KBI)

9.1	Introduction . . . . .	83
9.2	Features . . . . .	83
9.3	Functional Description . . . . .	83
9.3.1	Keyboard Operation . . . . .	83
9.3.1.1	MODEK = 1 . . . . .	84
9.3.1.2	MODEK = 0 . . . . .	85
9.3.2	Keyboard Initialization . . . . .	86
9.4	Interrupts . . . . .	86
9.5	Low-Power Modes . . . . .	86
9.5.1	Wait Mode . . . . .	86
9.5.2	Stop Mode . . . . .	86
9.6	KBI During Break Interrupts . . . . .	86
9.7	I/O Signals . . . . .	87
9.7.1	KBI Input Pins (KBIX:KBI0) . . . . .	87
9.8	Registers . . . . .	87
9.8.1	Keyboard Status and Control Register (KBSCR) . . . . .	87
9.8.2	Keyboard Interrupt Enable Register (KBIER) . . . . .	88
9.8.3	Keyboard Interrupt Polarity Register (KBIPR) . . . . .	88

## Chapter 10 Low-Voltage Inhibit (LVI)

10.1	Introduction . . . . .	89
10.2	Features . . . . .	89
10.3	Functional Description . . . . .	89
10.3.1	Polled LVI Operation . . . . .	90
10.3.2	Forced Reset Operation . . . . .	90
10.3.3	LVI Hysteresis . . . . .	90
10.3.4	LVI Trip Selection . . . . .	90
10.4	LVI Interrupts . . . . .	91
10.5	Low-Power Modes . . . . .	91
10.5.1	Wait Mode . . . . .	91
10.5.2	Stop Mode . . . . .	91
10.6	Registers . . . . .	91

## Chapter 11 Oscillator Module (OSC)

11.1	Introduction .....	93
11.2	Features .....	93
11.3	Functional Description .....	93
11.3.1	Internal Signal Definitions .....	95
11.3.1.1	Oscillator Enable Signal (SIMOSCEN) .....	95
11.3.1.2	XTAL Oscillator Clock (XTALCLK) .....	95
11.3.1.3	RC Oscillator Clock (RCCLK) .....	95
11.3.1.4	Internal Oscillator Clock (INTCLK) .....	95
11.3.1.5	Bus Clock Times 4 (BUSCLKX4) .....	95
11.3.1.6	Bus Clock Times 2 (BUSCLKX2) .....	95
11.3.2	Internal Oscillator .....	95
11.3.2.1	Internal Oscillator Trimming .....	96
11.3.2.2	Internal to External Clock Switching .....	96
11.3.2.3	External to Internal Clock Switching .....	96
11.3.3	External Oscillator .....	96
11.3.4	XTAL Oscillator .....	97
11.3.5	RC Oscillator .....	98
11.4	Interrupts .....	98
11.5	Low-Power Modes .....	98
11.5.1	Wait Mode .....	98
11.5.2	Stop Mode .....	98
11.6	OSC During Break Interrupts .....	99
11.7	I/O Signals .....	99
11.7.1	Oscillator Input Pin (OSC1) .....	99
11.7.2	Oscillator Output Pin (OSC2) .....	99
11.8	Registers .....	100
11.8.1	Oscillator Status and Control Register .....	100
11.8.2	Oscillator Trim Register (OSCTRIM) .....	101

## Chapter 12 Input/Output Ports (PORTS)

12.1	Introduction .....	103
12.2	Port A .....	103
12.2.1	Port A Data Register .....	104
12.2.2	Data Direction Register A .....	104
12.2.3	Port A Input Pullup Enable Register .....	105
12.2.4	Port A Summary Table .....	106
12.3	Port B .....	106
12.3.1	Port B Data Register .....	106
12.3.2	Data Direction Register B .....	107
12.3.3	Port B Input Pullup Enable Register .....	108
12.3.4	Port B Summary Table .....	108

## Chapter 13

## Enhanced Serial Communications Interface (ESCI) Module

13.1	Introduction	109
13.2	Features	109
13.3	Functional Description	111
13.3.1	Data Format	112
13.3.2	Transmitter	112
13.3.2.1	Character Length	113
13.3.2.2	Character Transmission	113
13.3.2.3	Break Characters	113
13.3.2.4	Idle Characters	114
13.3.2.5	Inversion of Transmitted Output	114
13.3.3	Receiver	114
13.3.3.1	Character Length	114
13.3.3.2	Character Reception	114
13.3.3.3	Data Sampling	116
13.3.3.4	Framing Errors	117
13.3.3.5	Baud Rate Tolerance	117
13.3.3.6	Receiver Wakeup	119
13.4	Interrupts	119
13.4.1	Transmitter Interrupts	120
13.4.2	Receiver Interrupts	120
13.4.3	Error Interrupts	120
13.5	Low-Power Modes	120
13.5.1	Wait Mode	120
13.5.2	Stop Mode	121
13.6	ESCI During Break Interrupts	121
13.7	I/O Signals	121
13.7.1	ESCI Transmit Data (TxD)	121
13.7.2	ESCI Receive Data (RxD)	121
13.8	Registers	121
13.8.1	ESCI Control Register 1	122
13.8.2	ESCI Control Register 2	123
13.8.3	ESCI Control Register 3	125
13.8.4	ESCI Status Register 1	126
13.8.5	ESCI Status Register 2	129
13.8.6	ESCI Data Register	129
13.8.7	ESCI Baud Rate Register	130
13.8.8	ESCI Prescaler Register	131
13.9	ESCI Arbiter	135
13.9.1	ESCI Arbiter Control Register	135
13.9.2	ESCI Arbiter Data Register	136
13.9.3	Bit Time Measurement	136
13.9.4	Arbitration Mode	138

## Chapter 14 System Integration Module (SIM)

14.1	Introduction	139
14.2	RST and IRQ Pins Initialization	139
14.3	SIM Bus Clock Control and Generation	140
14.3.1	Bus Timing	141
14.3.2	Clock Start-Up from POR	141
14.3.3	Clocks in Stop Mode and Wait Mode	141
14.4	Reset and System Initialization	141
14.4.1	External Pin Reset	141
14.4.2	Active Resets from Internal Sources	142
14.4.2.1	Power-On Reset	143
14.4.2.2	Computer Operating Properly (COP) Reset	143
14.4.2.3	Illegal Opcode Reset	143
14.4.2.4	Illegal Address Reset	144
14.4.2.5	Low-Voltage Inhibit (LVI) Reset	144
14.5	SIM Counter	144
14.5.1	SIM Counter During Power-On Reset	144
14.5.2	SIM Counter During Stop Mode Recovery	144
14.5.3	SIM Counter and Reset States	144
14.6	Exception Control	145
14.6.1	Interrupts	145
14.6.1.1	Hardware Interrupts	145
14.6.1.2	SWI Instruction	148
14.6.2	Interrupt Status Registers	148
14.6.2.1	Interrupt Status Register 1	149
14.6.2.2	Interrupt Status Register 2	149
14.6.2.3	Interrupt Status Register 3	149
14.6.3	Reset	150
14.6.4	Break Interrupts	150
14.6.5	Status Flag Protection in Break Mode	150
14.7	Low-Power Modes	150
14.7.1	Wait Mode	150
14.7.2	Stop Mode	151
14.8	SIM Registers	152
14.8.1	SIM Reset Status Register	152
14.8.2	Break Flag Control Register	153

## Chapter 15 Serial Peripheral Interface (SPI) Module

15.1	Introduction	155
15.2	Features	155
15.3	Functional Description	157
15.3.1	Master Mode	158
15.3.2	Slave Mode	158
15.3.3	Transmission Formats	159
15.3.3.1	Clock Phase and Polarity Controls	159
15.3.3.2	Transmission Format When CPHA = 0	159



## Table of Contents

15.3.3.3	Transmission Format When CPHA = 1	160
15.3.3.4	Transmission Initiation Latency	161
15.3.4	Queuing Transmission Data	163
15.3.5	Resetting the SPI	164
15.3.6	Error Conditions	164
15.3.6.1	Overflow Error	164
15.3.6.2	Mode Fault Error	166
15.4	Interrupts	167
15.5	Low-Power Modes	168
15.5.1	Wait Mode	168
15.5.2	Stop Mode	168
15.6	SPI During Break Interrupts	168
15.7	I/O Signals	169
15.7.1	MISO (Master In/Slave Out)	169
15.7.2	MOSI (Master Out/Slave In)	169
15.7.3	SPSCK (Serial Clock)	169
15.7.4	$\overline{SS}$ (Slave Select)	169
15.8	Registers	170
15.8.1	SPI Control Register	171
15.8.2	SPI Status and Control Register	172
15.8.3	SPI Data Register	174

## Chapter 16 Timer Interface Module (TIM)

16.1	Introduction	175
16.2	Features	175
16.3	Functional Description	175
16.3.1	TIM Counter Prescaler	175
16.3.2	Input Capture	176
16.3.3	Output Compare	177
16.3.3.1	Unbuffered Output Compare	178
16.3.3.2	Buffered Output Compare	178
16.3.4	Pulse Width Modulation (PWM)	179
16.3.4.1	Unbuffered PWM Signal Generation	179
16.3.4.2	Buffered PWM Signal Generation	180
16.3.4.3	PWM Initialization	181
16.4	Interrupts	182
16.5	Low-Power Modes	182
16.5.1	Wait Mode	182
16.5.2	Stop Mode	182
16.6	TIM During Break Interrupts	182
16.7	I/O Signals	183
16.7.1	TIM Channel I/O Pins (TCH3:TCH0)	183
16.7.2	TIM Clock Pin (TCLK)	183
16.8	Registers	183
16.8.1	TIM Status and Control Register	183

16.8.2	TIM Counter Registers .....	185
16.8.3	TIM Counter Modulo Registers .....	185
16.8.4	TIM Channel Status and Control Registers .....	186
16.8.5	TIM Channel Registers .....	188

## Chapter 17 Development Support

17.1	Introduction .....	191
17.2	Break Module (BRK) .....	191
17.2.1	Functional Description .....	191
17.2.1.1	Flag Protection During Break Interrupts .....	193
17.2.1.2	TIM During Break Interrupts .....	193
17.2.1.3	COP During Break Interrupts .....	193
17.2.2	Break Module Registers .....	194
17.2.2.1	Break Status and Control Register .....	194
17.2.2.2	Break Address Registers .....	194
17.2.2.3	Break Auxiliary Register .....	195
17.2.2.4	Break Status Register .....	195
17.2.2.5	Break Flag Control Register .....	195
17.2.3	Low-Power Modes .....	196
17.3	Monitor Module (MON) .....	196
17.3.1	Functional Description .....	196
17.3.1.1	Normal Monitor Mode .....	200
17.3.1.2	Forced Monitor Mode .....	201
17.3.1.3	Monitor Vectors .....	201
17.3.1.4	Data Format .....	202
17.3.1.5	Break Signal .....	202
17.3.1.6	Baud Rate .....	202
17.3.1.7	Commands .....	202
17.3.2	Security .....	206

## Chapter 18 Electrical Specifications

18.1	Introduction .....	207
18.2	Absolute Maximum Ratings .....	207
18.3	Functional Operating Range .....	208
18.4	Thermal Characteristics .....	208
18.5	5-V DC Electrical Characteristics .....	209
18.6	Typical 5-V Output Drive Characteristics .....	210
18.7	5-V Control Timing .....	211
18.8	3-V DC Electrical Characteristics .....	212
18.9	Typical 3-V Output Drive Characteristics .....	213
18.10	3-V Control Timing .....	214
18.11	Oscillator Characteristics .....	215
18.12	Supply Current Characteristics .....	217

## Table of Contents

18.13	ADC10 Characteristics . . . . .	219
18.14	5.0-Volt SPI Characteristics . . . . .	221
18.15	3.0-Volt SPI Characteristics . . . . .	222
18.16	Timer Interface Module Characteristics . . . . .	225
18.17	Memory Characteristics . . . . .	226

## Chapter 19

### Ordering Information and Mechanical Specifications

19.1	Introduction . . . . .	227
19.2	MC Order Numbers . . . . .	227
19.3	Package Dimensions . . . . .	227

# Chapter 1

## General Description

### 1.1 Introduction

The MC68HC908QB8 is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

**Table 1-1. Summary of Device Variations**

Device	FLASH/RAM Memory Size	ADC	16-Bit Timer Channels	ESCI	SPI	Pin Count
MC68HC908QB8	8K/256 bytes	10 channel, 10 bit	4	Yes	Yes	16 pins
MC68HC908QB4	4K/128 bytes	10 channel, 10 bit	4	Yes	Yes	16 pins
MC68HC908QY8	8K/256 bytes	4 channel, 10 bit	2	No	No	16 pins

### 1.2 Features

Features include:

- High-performance M68HC08 CPU core
- Fully upward-compatible object code with M68HC05 Family
- 5-V and 3-V operating voltages ( $V_{DD}$ )
- 8-MHz internal bus operation at 5 V, 4-MHz at 3 V
- Trimmable internal oscillator
  - Software selectable 1 MHz, 2 MHz, or 3.2 MHz internal bus operation
  - 8-bit trim capability
  - $\pm 25\%$  untrimmed
  - Trimmable to approximately 0.4%<sup>(1)</sup>
- Software selectable crystal oscillator range, 32–100 kHz, 1–8 MHz, and 8–32 MHz
- Software configurable input clock from either internal or external source
- Auto wakeup from STOP capability using dedicated internal 32-kHz RC or bus clock source
- On-chip in-application programmable FLASH memory
  - Internal program/erase voltage generation
  - Monitor ROM containing user callable program/erase routines
  - FLASH security<sup>(2)</sup>

1. See [18.11 Oscillator Characteristics](#) for internal oscillator specifications

2. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.

## General Description

- On-chip random-access memory (RAM)
- Enhanced serial communications interface (ESCI) module
- Serial peripheral interface (SPI) module
- 4-channel, 16-bit timer interface (TIM) module
- 10-channel, 10-bit analog-to-digital converter (ADC) with internal bandgap reference channel (ADC10)
- Up to 13 bidirectional input/output (I/O) lines and one input only:
  - Six shared with KBI
  - Ten shared with ADC
  - Four shared with TIM
  - Two shared with ESCI
  - Four shared with SPI
  - One input only shared with IRQ
  - High current sink/source capability on all port pins
  - Selectable pullups on all ports, selectable on an individual bit basis
  - Three-state ability on all port pins
- 6-bit keyboard interrupt with wakeup feature (KBI)
  - Programmable for rising/falling or high/low level detect
- Low-voltage inhibit (LVI) module features:
  - Software selectable trip point
- System protection features:
  - Computer operating properly (COP) watchdog
  - Low-voltage detection with reset
  - Illegal opcode detection with reset
  - Illegal address detection with reset
- External asynchronous interrupt pin with internal pullup ( $\overline{\text{IRQ}}$ ) shared with general-purpose input pin
- Master asynchronous reset pin with internal pullup ( $\overline{\text{RST}}$ ) shared with general-purpose input/output (I/O) pin
- Memory mapped I/O registers
- Power saving stop and wait modes
- MC68HC908QB8, MC68HC908QB4 and MC68HC908QY8 are available in these packages:
  - 16-pin plastic dual in-line package (PDIP)
  - 16-pin small outline integrated circuit (SOIC) package
  - 16-pin thin shrink small outline packages (TSSOP)

Features of the CPU08 include the following:

- Enhanced HC05 programming model
- Extensive loop control functions
- 16 addressing modes (eight more than the HC05)
- 16-bit index register and stack pointer
- Memory-to-memory data transfers
- Fast  $8 \times 8$  multiply instruction
- Fast 16/8 divide instruction
- Binary-coded decimal (BCD) instructions
- Optimization for controller applications
- Efficient C language support

### 1.3 MCU Block Diagram

Figure 1-1 shows the structure of the MC68HC908QB8.




Figure 1-1. Block Diagram

## 1.4 Pin Assignments

The MC68HC908QB8, MC68HC908QB4, and MC68HC908QY8 are available in 16-pin packages. Figure 1-2 shows the pin assignment for these packages.




Figure 1-2. MCU Pin Assignments

## 1.5 Pin Functions

Table 1-2 provides a description of the pin functions.

**Table 1-2. Pin Functions**

Pin Name	Description	Input/Output
V <sub>DD</sub>	Power supply	Power
V <sub>SS</sub>	Power supply ground	Power
PTA0	PTA0 — General purpose I/O port	Input/Output
	TCH0 — Timer Channel 0 I/O	Input/Output
	AD0 — A/D channel 0 input	Input
	KBI0 — Keyboard interrupt input 0	Input
PTA1	PTA1 — General purpose I/O port	Input/Output
	TCH1 — Timer Channel 1 I/O	Input/Output
	AD1 — A/D channel 1 input	Input
	KBI1 — Keyboard interrupt input 1	Input
PTA2	PTA2 — General purpose input-only port	Input
	$\overline{IRQ}$ — External interrupt with programmable pullup and Schmitt trigger input	Input
	KBI2 — Keyboard interrupt input 2	Input
	TCLK — Timer clock input	Input
PTA3	PTA3 — General purpose I/O port	Input/Output
	$\overline{RST}$ — Reset input, active low with internal pullup and Schmitt trigger	Input
	KBI3 — Keyboard interrupt input 3	Input
PTA4	PTA4 — General purpose I/O port	Input/Output
	OSC2 — XTAL oscillator output (XTAL option only) RC or internal oscillator output (OSC2EN = 1 in PTAPUE register)	Output Output
	AD2 — A/D channel 2 input	Input
	KBI4 — Keyboard interrupt input 4	Input
PTA5	PTA5 — General purpose I/O port	Input/Output
	OSC1 — XTAL, RC, or external oscillator input	Input
	AD3 — A/D channel 3 input	Input
	KBI5 — Keyboard interrupt input 5	Input
PTB0	PTB0 — General-purpose I/O port	Input/Output
	SPSCK — SPI serial clock	Input/Output
	AD4 — A/D channel 4 input	Input
PTB1	PTB1 — General-purpose I/O port	Input/Output
	MOSI — SPI Master out Slave in	Input/Output
	AD5 — A/D channel 5 input	Input
PTB2	PTB2 — General-purpose I/O port	Input/Output
	MISO — SPI Master in Slave out	Input/Output
	AD6 — A/D channel 6 input	Input
PTB3	PTB3 — General-purpose I/O port	Input/Output
	$\overline{SS}$ — SPI slave select	Input
	AD7 — A/D channel 7 input	Input

— Continued on next page



**Table 1-2. Pin Functions (Continued)**

Pin Name	Description	Input/Output
PTB4	PTB4 — General-purpose I/O port	Input/Output
	RxD — ESCI receive data I/O	Input/Output
	AD8 — A/D channel 8 input	Input
PTB5	PTB5 — General-purpose I/O port	Input/Output
	TxD — ESCI transmit data I/O	Output
	AD9 — A/D channel 9 input	Input
PTB6	PTB6 — General-purpose I/O port	Input/Output
	TCH2 — Timer channel 2 I/O	Input/Output
PTB7	PTB7 — General-purpose I/O port	Input/Output
	TCH3 — Timer channel 3 I/O	Input/Output

## 1.6 Pin Function Priority

Table 1-3 is meant to resolve the priority if multiple functions are enabled on a single pin.

**NOTE**

*Upon reset all pins come up as input ports regardless of the priority table.*

**Table 1-3. Function Priority in Shared Pins**

Pin Name	Highest-to-Lowest Priority Sequence
PTA0 <sup>(1)</sup>	AD0 → TCH0 → KBI0 → PTA0
PTA1 <sup>(1)</sup>	AD1 → TCH1 → KBI1 → PTA1
PTA2	$\overline{\text{IRQ}}$ → TCLK → KBI2 → PTA2
PTA3	$\overline{\text{RST}}$ → KBI3 → PTA3
PTA4 <sup>(1)</sup>	OSC2 → AD2 → KBI4 → PTA4
PTA5 <sup>(1)</sup>	OSC1 → AD3 → KBI5 → PTA5
PTB0 <sup>(1)</sup>	AD4 → SPCK → PTB0
PTB1 <sup>(1)</sup>	AD5 → MOSI → PTB1
PTB2 <sup>(1)</sup>	AD6 → MISO → PTB2
PTB3 <sup>(1)</sup>	AD7 → $\overline{\text{SS}}$ → PTB3
PTB4 <sup>(1)</sup>	AD8 → RxD → PTB4
PTB5 <sup>(1)</sup>	AD9 → TxD → PTB5
PTB6	TCH2 → PTB6
PTB7	TCH3 → PTB7

1. When a pin is to be used as an ADC pin, the I/O port function should be left as an input and all other shared modules should be disabled. The ADC does not override additional modules using the pin.

## Chapter 2 Memory

### 2.1 Introduction

The central processor unit (CPU08) can address 64 Kbytes of memory space. The memory map, shown in [Figure 2-1](#).

### 2.2 Unimplemented Memory Locations

Executing code from an unimplemented location will cause an illegal address reset. In [Figure 2-1](#), unimplemented locations are shaded.

### 2.3 Reserved Memory Locations

Accessing a reserved location can have unpredictable effects on MCU operation. In [Figure 2-1](#), register locations are marked with the word Reserved or with the letter R.

### 2.4 Direct Page Registers

[Figure 2-2](#) shows the memory mapped registers of the MC68HC908QB8. Registers with addresses between \$0000 and \$00FF are considered direct page registers and all instructions including those with direct page addressing modes can access them. Registers between \$0100 and \$FFFF require non-direct page addressing modes. See [Chapter 7 Central Processor Unit \(CPU\)](#) for more information on addressing modes.