

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Thyristor Module

=2x1200 V

65 A

 V_{T} 1.17 V

Phase leg


Part number

MCMA65P1200TA



Backside: isolated

F1 E72873



Features / Advantages:

- Thyristor for line frequency
- Planar passivated chip
- Long-term stability
- Direct Copper Bonded Al2O3-ceramic

Applications:

- Line rectifying 50/60 Hz
- Softstart AC motor control
- DC Motor control
- Power converter
- AC power control
- Lighting and temperature control

Package: TO-240AA

- Isolation Voltage: 4800 V~
- Industry standard outline
- RoHS compliant
- Soldering pins for PCB mounting
- Base plate: DCB ceramic
- · Reduced weight
- Advanced power cycling

Terms _Conditions of usage:

The data contained in this product data sheet is exclusively intended for technically trained staff. The user will have to evaluate the suitability of the product for the intended application and the completeness of the product data with respect to his application. The specifications of our components may not be considered as an assurance of component characteristics. The information in the valid application- and assembly notes must be considered. Should you require product information in excess of the data given in this product data sheet or which concerns the specific application of your product, please contact your local sales office.

Due to technical requirements our product may contain dangerous substances. For information on the types in question please contact your local sales office.

Should you intend to use the product in aviation, in health or life endangering or life support applications, please notify. For any such application we urgently recommend

to perform joint risk and quality assessments;
the conclusion of quality agreements;

- to establish joint measures of an ongoing product survey, and that we may make delivery dependent on the realization of any such measures.

IXYS reserves the right to change limits, conditions and dimensions.

Data according to IEC 60747 and per semiconductor unless otherwise specified

20161222c




Thyristo				Ì	Ratings		1
Symbol	Definition	Conditions		min.	typ.	max.	Uni
V _{RSM/DSM}	max. non-repetitive reverse/forwa	rd blocking voltage	$T_{VJ} = 25^{\circ}C$			1300	'
V _{RRM/DRM}	max. repetitive reverse/forward bl	<u> </u>	$T_{VJ} = 25^{\circ}C$			1200	١
R/D	reverse current, drain current	$V_{R/D} = 1200 \text{ V}$	$T_{VJ} = 25^{\circ}C$			100	μΑ
		$V_{R/D} = 1200 \text{ V}$	$T_{VJ} = 140^{\circ}C$	_U = 140°C		10	m/
V _T	forward voltage drop	$I_{T} = 65 A$	$T_{VJ} = 25^{\circ}C$			1.20	١
		$I_T = 130 A$				1.45	١
		$I_{T} = 65 \text{ A}$	$T_{VJ} = 125$ °C			1.17	,
		I _T = 130 A				1.48	,
I _{TAV}	average forward current	T _C = 85°C	T _{VJ} = 140°C			65	1
I _{T(RMS)}	RMS forward current	180° sine				105	
V _{T0}	threshold voltage		T _{vJ} = 140°C			0.85	١
r _T	slope resistance	oss calculation only				4.8	m۵
R _{thJC}	thermal resistance junction to cas	e				0.5	K/V
R _{thCH}	thermal resistance case to heatsi				0.20		K/V
P _{tot}	total power dissipation		T _C = 25°C		0.20	230	٧
I _{TSM}	max. forward surge current	t = 10 ms; (50 Hz), sine	$T_{v,l} = 45^{\circ}C$			1.15	k/
•15M		t = 8.3 ms; (60 Hz), sine	$V_R = 0 V$			1.24	k/
		t = 0,0 ms; (50 Hz), sine	T _{v.i} = 140°C			980	10
		t = 8.3 ms; (60 Hz), sine	$V_R = 0 V$			1.06	k/
l²t	value for fusing	t = 0.5 ms; (50 Hz), sine	$T_{VJ} = 45^{\circ}C$			6.62	-
Ι-ι	value for fusing	t = 10 ms, (30 Hz), sine t = 8.3 ms; (60 Hz), sine	$V_R = 0 V$			6.40	1
		t = 0.5 ms; (50 Hz), sine t = 10 ms; (50 Hz), sine	$V_{R} = 0 V$ $T_{V,I} = 140 ^{\circ}C$			4.80	kA ²
			• •				į
^	iunation canacitanas	t = 8,3 ms; (60 Hz), sine	$V_R = 0 V$		E A	4.63	!
C,	junction capacitance	V _R = 400 V f = 1 MHz	$T_{VJ} = 25^{\circ}C$		54	40	pl
P_{GM}	max. gate power dissipation	$t_P = 30 \mu s$	$T_{C} = 140^{\circ}C$			10	٧
_		$t_{P} = 300 \mu s$				5	٧
P _{GAV}	average gate power dissipation					0.5	۷
(di/dt) _{cr}	critical rate of rise of current		epetitive, $I_T = 195 A$			150	A/μ
		$t_P = 200 \mu\text{s}; di_G/dt = 0.45 A/\mu\text{s};$					
			on-repet., $I_T = 65 A$			500	A/μ
$(dv/dt)_{cr}$	critical rate of rise of voltage	$V = \frac{2}{3} V_{DRM}$	$T_{VJ} = 140$ °C			1000	V/µ
		R _{GK} = ∞; method 1 (linear volta	ge rise)				
V _{GT}	gate trigger voltage	$V_D = 6 V$	$T_{VJ} = 25^{\circ}C$			1.5	١
			$T_{VJ} = -40$ °C			1.6	١
I _{GT}	gate trigger current	$V_D = 6 V$	$T_{VJ} = 25^{\circ}C$			95	m
			$T_{VJ} = -40$ °C			200	m/
V _{GD}	gate non-trigger voltage	$V_D = \frac{2}{3} V_{DRM}$	T _{vJ} = 140°C			0.2	١
I _{GD}	gate non-trigger current					10	m/
I _L	latching current	t _p = 10 μs	$T_{VJ} = 25$ °C			200	m/
	•	$I_{\rm G} = 0.45 \text{A}; \text{di}_{\rm G}/\text{dt} = 0.45 \text{A}/\mu \text{s}$					
I _H	holding current	$V_D = 6 \text{ V } R_{GK} = \infty$	$T_{VJ} = 25$ °C			200	m/
•н t _{gd}	gate controlled delay time	$V_D = \frac{1}{2} V_{DRM}$	$T_{VJ} = 25$ °C			2	μ
∙ gd	gato controlled delay time	$I_{G} = 0.45 \text{ A}; \text{ di}_{G}/\text{dt} = 0.45 \text{ A}/\mu\text{s}$				2	μ
	turn-off time				150		
tq	เนเท-งก แกเซ	$V_R = 100 \text{ V}; I_T = 65 \text{ A}; V = \frac{2}{7}$	3 V _{DRM} I _{VJ} = 125 °C		150		μ



MCMA65P1200TA

Package TO-240AA			Ratings					
Symbol	Definition	Conditions			min.	typ.	max.	Unit
I _{RMS}	RMS current	per terminal					120	Α
T _{VJ}	virtual junction temperature	9			-40		140	°C
T _{op}	operation temperature				-40		125	°C
T _{stg}	storage temperature				-40		125	°C
Weight						81		g
M _D	mounting torque				2.5		4	Nm
\mathbf{M}_{T}	terminal torque				2.5		4	Nm
d _{Spp/App}	araanaga diatanaa an ayrfe	ace striking distance through air	terminal to terminal	13.0	9.7			mm
d _{Spb/Apb}	creepage distance on suna	ace striking distance through air	terminal to backside	16.0	16.0			mm
V _{ISOL}	isolation voltage	t = 1 second	50/00 LL 51/00 L A	4800				V
.002		t = 1 minute	50/60 Hz, RMS; IISOL ≤ 1 mA		4000			V



Part description

M = Module

M = Module
C = Thyristor (SCR)
M = Thyristor
A = (up to 1800V)
65 = Current Rating [A]
P = Phase leg
1200 = Reverse Voltage [V]


TA = TO-240AA-1B

Ordering	Ordering Number	Marking on Product	Delivery Mode	Quantity	Code No.
Standard	MCMA65P1200TA	MCMA65P1200TA	Box	36	512937


Equiva	alent Circuits for	Simulation	* on die level	$T_{VJ} = 140 ^{\circ}\text{C}$
$I \rightarrow V_0$)—[R_o	Thyristor		
V _{0 max}	threshold voltage	0.85		V
$R_{0\;\text{max}}$	slope resistance *	3.6		$m\Omega$



Outlines TO-240AA




General tolerance: DIN ISO 2768 class "c"



Optional accessories: Keyed gate/cathode twin plugs Wire length: 350 mm, gate = white, cathode = red UL 758, style 3751

Type **ZY 200L** (L = Left for pin pair 4/5) Type **ZY 200R** (R = Right for pin pair 6/7)





Thyristor




Fig. 1 Forward characteristics




Fig. 2 Surge overload current I_{TSM} : crest value, t: duration




Fig. 3 I²t versus time (1-10 s)




Fig. 4 Gate voltage & gate current




Fig. 5 Gate controlled delay time t_{ad}




Fig. 6 Max. forward current at case temperature




Fig. 7a Power dissipation versus direct output current Fig. 7b and ambient temperature




Fig. 8 Transient thermal impedance junction to case