# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# **6A High-Speed Power MOSFET Drivers**

#### Features

- High Peak Output Current: 6.0A (typical)
- Low Shoot-Through/Cross-Conduction Current in Output Stage
- Wide Input Supply Voltage Operating Range:
- 4.5V to 18V
- High Capacitive Load Drive Capability:
  - 2500 pF in 20 ns
  - 6800 pF in 40 ns
- · Short Delay Times: 40 ns (typical)
- Matched Rise/Fall Times
- Low Supply Current:
  - With Logic '1' Input 130 µA (typical)
  - With Logic '0' Input 35 µA (typical)
- Latch-Up Protected: Will Withstand 1.5A Reverse Current
- Logic Input Will Withstand Negative Swing up to 5V
- Pin compatible with the TC4420/TC4429 devices
- Space-saving 8-Pin SOIC, PDIP and 8-Pin 6 x 5 mm DFN Packages

# Applications

- · Switch Mode Power Supplies
- Pulse Transformer Drive
- Line Drivers
- Motor and Solenoid Drive

### **General Description**

The MCP1406/07 devices are a family of buffers/MOSFET drivers that feature a single-output with 6A peak drive current capability, low shoot-through current, matched rise/fall times and propagation delay times. These devices are pin-compatible and are improved versions of the TC4420/TC4429 MOSFET drivers.

The MCP1406/07 MOSFET drivers can easily charge and discharge 2500 pF gate capacitance in under 20 ns, provide low enough impedances (in both the ON and OFF states) to ensure that intended state of the MOSFETs will not be affected, even by large transients. The input to the MCP1406/07 may be driven directly from either TTL or CMOS (3V to 18V).

These devices are highly latch-up resistant under any conditions that fall within their power and voltage ratings. They are not subject to damage when up to 5V of noise spiking (of either polarity) occurs on the ground pin. All terminals are fully protected against electrostatic discharge (ESD), up to 2.0 kV (HBM) and 400V (MM).

The MCP1406/07 single-output 6A MOSFET driver family is offered in both surface-mount and pin-through-hole packages with a -40°C to +125°C temperature rating, making it useful in any wide temperature range application.

## Package Types



# Functional Block Diagram<sup>(1)</sup>



# 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

Supply Voltage	+20V
Input Voltage	(V <sub>DD</sub> +0.3V) to (GND -5V)
Input Current (V <sub>IN</sub> > V <sub>DD</sub> )	50 mA
Package Power Dissipation (TA	<= +70°C)
DFN-S	2.5W
PDIP	
SOIC	0.83W
TO-220	
ESD Protection on all Pins	2 kV (HBM), 400V (MM)

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

# DC CHARACTERISTICS

<b>Electrical Specifications:</b> Unless otherwise indicated, $T_A = +25^{\circ}C$ , with $4.5V \le V_{DD} \le 18V$ .							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Input							
Logic '1', High Input Voltage	V <sub>IH</sub>	2.4	1.8	-	V		
Logic '0', Low Input Voltage	V <sub>IL</sub>	—	1.3	0.8	V		
Input Current	I <sub>IN</sub>	-10	_	10	μA	$0V \leq V_{IN} \leq V_{DD}$	
Input Voltage	V <sub>IN</sub>	-5	_	V <sub>DD</sub> + 0.3	V		
Output							
High Output Voltage	V <sub>OH</sub>	$V_{DD} - 0.025$	_	-	V	DC Test	
Low Output Voltage	V <sub>OL</sub>	—	_	0.025	V	DC Test	
Output Resistance, High	R <sub>OH</sub>	—	2.1	2.8	Ω	I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V	
Output Resistance, Low	R <sub>OL</sub>	—	1.5	2.5	Ω	I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V	
Peak Output Current	I <sub>PK</sub>	—	6	_	Α	V <sub>DD</sub> = 18V (Note 1)	
Continuous Output Current	I <sub>DC</sub>	1.3			Α	Note 1, Note 2	
Latch-Up Protection Withstand Reverse Current	I <sub>REV</sub>	_	1.5	_	A	Duty cycle $\leq$ 2%, t $\leq$ 300 µs	
Switching Time (Note 3)							
Rise Time	t <sub>R</sub>	_	20	30	ns	<b>Figure 4-1, Figure 4-2</b> C <sub>L</sub> = 2500 pF	
Fall Time	t <sub>F</sub>	_	20	30	ns	<b>Figure 4-1, Figure 4-2</b> C <sub>L</sub> = 2500 pF	
Delay Time	t <sub>D1</sub>	_	40	55	ns	Figure 4-1, Figure 4-2	
Delay Time	t <sub>D2</sub>	—	40	55	ns	Figure 4-1, Figure 4-2	
Power Supply							
Supply Voltage	V <sub>DD</sub>	4.5	_	18.0	V		
Power Supply Current	I <sub>S</sub>	—	130	250	μA	V <sub>IN</sub> = 3V	
	IS	_	35	100	μA	V <sub>IN</sub> = 0V	

Note 1: Tested during characterization, not production tested.

2: Valid for AT (TO-220) and MF (DFN-S) packages only.  $T_A = +25^{\circ}C$ 

3: Switching times ensured by design.

# DC CHARACTERISTICS (OVER OPERATING TEMPERATURE RANGE)

<b>Electrical Specifications:</b> Unless otherwise indicated, operating temperature range with 4.5V $\leq$ V <sub>DD</sub> $\leq$ 18V.								
Parameters Sym. Min. Typ. Max		Max.	Units	Conditions				
Input								
Logic '1', High Input Voltage	$V_{\text{IH}}$	2.4	—	—	V			
Logic '0', Low Input Voltage	$V_{IL}$	—	—	0.8	V			
Input Current	I <sub>IN</sub>	-10	—	+10	μA	$0V \leq V_{IN} \leq V_{DD}$		
Input Voltage	V <sub>IN</sub>	-5	—	V <sub>DD</sub> +0.3	V			
Output								
High Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> – 0.025	—	—	V	DC TEST		
Low Output Voltage	V <sub>OL</sub>	_	—	0.025	V	DC TEST		
Output Resistance, High	R <sub>OH</sub>	—	3.0	5.0	Ω	I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V		
Output Resistance, Low	R <sub>OL</sub>	—	2.3	5.0	Ω	I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V		
Switching Time (Note 1)								
Rise Time	t <sub>R</sub>	—	25	40	ns	<b>Figure 4-1, Figure 4-2</b> C <sub>L</sub> = 2500 pF		
Fall Time	t <sub>F</sub>	—	25	40	ns	<b>Figure 4-1, Figure 4-2</b> C <sub>L</sub> = 2500 pF		
Delay Time	t <sub>D1</sub>	—	50	65	ns	Figure 4-1, Figure 4-2		
Delay Time	t <sub>D2</sub>	—	50	65	ns	Figure 4-1, Figure 4-2		
Power Supply								
Supply Voltage	V <sub>DD</sub>	4.5	_	18.0	V			
Power Supply Current	۱ <sub>S</sub>		200	500	μA	V <sub>IN</sub> = 3V		
			50	150		$V_{IN} = 0V$		

**Note 1:** Switching times ensured by design.

# **TEMPERATURE CHARACTERISTICS**

<b>Electrical Specifications:</b> Unless otherwise noted, all parameters apply with $4.5V \le V_{DD} \le 18V$ .								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	T <sub>A</sub>	-40	_	+125	°C			
Maximum Junction Temperature	TJ	_	—	+150	°C			
Storage Temperature Range	T <sub>A</sub>	-65	—	+150	°C			
Package Thermal Resistances								
Junction-to-Ambient Thermal Resistance, 8-L 6x5 DFN	$\theta_{JA}$	—	31.8	—	°C/W	Note 1		
Junction-to-Ambient Thermal Resistance, 8-L PDIP	$\theta_{JA}$	_	65.2	—	°C/W	Note 1		
Junction-to-Ambient Thermal Resistance, 8-L SOIC	$\theta_{JA}$	_	96.3	_	°C/W	Note 1		
Junction-to-Ambient Thermal Resistance, 5-L TO-220	$\theta_{JA}$	_	20.1	—	°C/W	Note 1		
Junction-to-Case (Bottom) Thermal Resistance, 5-L TO-220	$\theta_{\text{JC(BOT)}}$		3.2	—	°C/W	Note 2		
Junction-to-Top Characterization Parameter, 8-L 6x5 DFN	$\Psi_{JT}$		0.2	—	°C/W	Note 1		
Junction-to-Top Characterization Parameter, 8-L PDIP	$\Psi_{JT}$		8.8	—	°C/W	Note 1		
Junction-to-Top Characterization Parameter, 8-L SOIC	$\Psi_{JT}$		3.2	—	°C/W	Note 1		
Junction-to-Top Characterization Parameter, 5-L TO-220	$\Psi_{JT}$		3.6	—	°C/W	Note 1		
Junction-to-Board Characterization Parameter, 8-L 6x5 DFN	$\Psi_{JB}$		15.5	—	°C/W	Note 1		
Junction-to-Board Characterization Parameter, 8-L PDIP	$\Psi_{JB}$		36.1	—	°C/W	Note 1		
Junction-to-Board Characterization Parameter, 8-L SOIC	$\Psi_{JB}$		60.7	—	°C/W	Note 1		
Junction-to-Board Characterization Parameter, 5-L TO-220	$\Psi_{JB}$		4.0	—	°C/W	Note 1		

**Note 1:** Parameter is determined using a High 2S2P 4-layer board, as described in JESD 51-7, as well as in JESD 51-5, for packages with exposed pads.

**2:** Parameter is determined using a 1S0P 2-layer board with a cold plate attached to indicated location.

# 2.0 TYPICAL PERFORMANCE CURVES

Note: Unless otherwise indicated,  $T_A$  = +25°C with 4.5V  $\leq$  V<sub>DD</sub>  $\leq$ 18V.

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



Voltage.



FIGURE 2-2: Rise Time vs. Capacitive Load.



Temperature.



FIGURE 2-4: Voltage.

: Fall Time vs. Supply



FIGURE 2-5: Fall Time vs. Capacitive Load.



Supply Voltage.

Note: Unless otherwise indicated,  $T_A$  = +25°C with 4.5V  $\leq V_{DD} \leq$  18V.



Input Amplitude.



FIGURE 2-8: Temperature.

Propagation Delay Time vs.



FIGURE 2-9: Supply Voltage.



FIGURE 2-10: Temperature.



FIGURE 2-11: Input Threshold vs. Supply Voltage.



**FIGURE 2-12:** Input Threshold vs. Temperature.

Note: Unless otherwise indicated,  $T_A$  = +25°C with 4.5V  $\leq V_{DD} \leq$  18V.







FIGURE 2-14: Capacitive Load.



FIGURE 2-15: Supply Current vs. Capacitive Load.



FIGURE 2-16: Frequency.

Supply Current vs.



**FIGURE 2-17:** Supply Current vs. Frequency.



Frequency.

Note: Unless otherwise indicated,  $T_A$  = +25°C with 4.5V  $\leq V_{DD} \leq$  18V.



FIGURE 2-19: Output Resistance (Output High) vs. Supply Voltage.



FIGURE 2-20: Output Resistance (Output Low) vs. Supply Voltage.



FIGURE 2-21: Supply Voltage.

Crossover Energy vs.

# 3.0 PIN DESCRIPTIONS

The descriptions	of the pins are listed in Table 3-1.
TABLE 3-1:	PIN FUNCTION TABLE <sup>(1)</sup>

5-Pin TO-220	8-Pin 6x5 DFN	8-Pin PDIP, SOIC	Symbol	Description
	1	1	V <sub>DD</sub>	Supply Input
1	2	2	INPUT	Control Input
—	3	3	NC	No Connection
2	4	4	GND	Ground
4	5	5	GND	Ground
5	6	6	OUTPUT	CMOS Push-Pull Output
_	7	7	OUTPUT	CMOS Push-Pull Output
3	8	8	V <sub>DD</sub>	Supply Input
_	9	—	EP	Exposed Metal Pad
TAB	—	—	V <sub>DD</sub>	Metal Tab at V <sub>DD</sub> Potential

**Note 1:** Duplicate pins must be connected for proper operation.

# 3.1 Supply Input (V<sub>DD</sub>)

 $V_{DD}$  is the bias supply input for the MOSFET driver and has a voltage range of 4.5V to 18V. This input must be decoupled to ground with local capacitors. The bypass capacitors provide a localized low-impedance path for the peak currents that are to be provided to the load.

#### 3.2 Control Input (INPUT)

The MOSFET driver input is a high-impedance, TTL/CMOS-compatible input. The input also has hysteresis between the high and low input levels, allowing them to be driven from slow rising and falling signals, and to provide noise immunity.

# 3.3 Ground (GND)

Ground is the device return pin. The ground pin should have a low impedance connection to the bias supply source return. High peak currents will flow out the ground pin when the capacitive load is being discharged.

#### 3.4 CMOS Push-Pull Output (OUTPUT)

The output is a CMOS push-pull output that is capable of sourcing peak currents of 6A ( $V_{DD}$  = 18V). The low output impedance ensures the gate of the external MOSFET will stay in the intended state even during large transients. The output pins also have reverse current latch-up ratings of 1.5A.

# 3.5 Exposed Metal Pad (6x5 DFN only)

The exposed metal pad of the DFN package is not internally connected to any potential. Therefore, this pad can be connected to a ground plane or other copper plane on a printed circuit board to aid in heat removal from the package.

# 3.6 TO-220 Metal Tab

The metal tab on the TO-220 package is at  $V_{DD}$  potential. This metal tab is not intended to be the  $V_{DD}$  connection to MCP1406/07.  $V_{DD}$  should be supplied using the Supply Input pin of the TO-220.

# 4.0 APPLICATION INFORMATION

### 4.1 General Information

MOSFET drivers are high-speed, high current devices which are intended to provide high peak currents to charge the gate capacitance of external MOSFETs or IGBTs. In high frequency switching power supplies, the PWM controller may not have the drive capability to directly drive the power MOSFET. A MOSFET driver like the MCP1406/07 family can be used to provide additional drive current capability.

# 4.2 MOSFET Driver Timing

The ability of a MOSFET driver to transition from a fully-OFF state to a fully-ON state are characterized by the drivers' rise time ( $t_R$ ), fall time ( $t_F$ ) and propagation delays ( $t_{D1}$  and  $t_{D2}$ ). The MCP1406/07 family of devices is able to make this transition very quickly. Figure 4-1 and Figure 4-2 show the test circuits and timing waveforms used to verify the MCP1406/07 timing.



FIGURE 4-1: Inverting Driver Timing Waveform.



FIGURE 4-2: Non-Inverting Driver Timing Waveform.

# 4.3 Decoupling Capacitors

Careful layout and decoupling capacitors are highly recommended when using MOSFET drivers. Large currents are required to charge and discharge capacitive loads quickly. For example, 2.25A are needed to charge a 2500 pF load with 18V in 20 ns.

To operate the MOSFET driver over a wide frequency range with low supply impedance, a ceramic and a low ESR film capacitor are recommended to be placed in parallel between the driver  $V_{DD}$  and the GND. A 1.0  $\mu$ F low ESR film capacitor and a 0.1  $\mu$ F ceramic capacitor placed between pins 1, 8 and 4, 5 should be used. These capacitors should be placed close to the driver to minimize circuit board parasitics and provide a local source for the required current.

#### 4.4 PCB Layout Considerations

Proper PCB layout is important in a high current, fast switching circuit to provide proper device operation and robustness of design. PCB trace loop area and inductance should be minimized by the use of a ground plane or ground trace located under the MOSFET gate drive signals, separate analog and power grounds, and local driver decoupling.

The MCP1406/07 devices have two pins each for  $V_{DD}$ , OUTPUT and GND. Both pins must be used for proper operation. This also lowers path inductance which will, along with proper decoupling, help minimize ringing in the circuit.

Placing a ground plane beneath the MCP1406/07 will help as a radiated noise shield as well as providing some heat sinking for power dissipated within the device.

#### 4.5 **Power Dissipation**

The total internal power dissipation in a MOSFET driver is the summation of three separate power dissipation elements, which can be calculated by using the following equation:

#### **EQUATION 4-1:**

$$P_T = P_L + P_Q + P_{CC}$$

Where:

 $P_T$  = Total power dissipation

 $P_L$  = Load power dissipation

 $P_Q$  = Quiescent power dissipation

 $P_{CC}$  = Operating power dissipation

#### 4.5.1 CAPACITIVE LOAD DISSIPATION

The power dissipation caused by a capacitive load is a direct function of frequency, total capacitive load and supply voltage. The power lost in the MOSFET driver for a complete charging and discharging cycle of a MOSFET can be determined by means of this equation:

#### **EQUATION 4-2:**

$$P_L = f \times C_T \times V_{DD}^{2}$$

Where:

f = Switching frequency

C<sub>T</sub> = Total load capacitance

V<sub>DD</sub> = MOSFET driver supply voltage

#### 4.5.2 QUIESCENT POWER DISSIPATION

The power dissipation associated with the quiescent current draw depends on the state of the input pin. The MCP1406/07 devices have a quiescent current draw when the input is high of 0.13 mA (typ) and 0.035 mA (typ) when the input is low. The quiescent power dissipation can be determined by using this equation:

#### **EQUATION 4-3:**

$$P_Q = (I_{QH} \times D + I_{QL} \times (1 - D)) \times V_{DD}$$
  
Where:  
$$I_{QH} = \text{Quiescent current in the high state}$$
$$D = \text{Duty cycle}$$
$$I_{QL} = \text{Quiescent current in the low state}$$
$$V_{DD} = \text{MOSFET driver supply voltage}$$

#### 4.5.3 OPERATING POWER DISSIPATION

The operating power dissipation occurs each time the MOSFET driver output transitions; this is because, for a very short period of time, both MOSFETs in the output stage are ON simultaneously. This cross-conduction current leads to a power dissipation, as described by the following equation:

#### **EQUATION 4-4:**

$$P_{CC} = CC \times f \times V_{DD}$$

Where:

CC = Cross-conduction constant (A sec.)

f = Switching frequency

V<sub>DD</sub> = MOSFET driver supply voltage

# 5.0 PACKAGING INFORMATION

# 5.1 Package Marking Information (Not to Scale)



5-Lead TO-220



8-Lead DFN-S (6x5x0.9 mm)







Example



Legend: XX...X Customer-specific information Year code (last digit of calendar year) Y YΥ Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code (e3) Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead	PDIP (30	00 mil)	Example
		1,	
	XXXX XXXN VY	XX INN WW	MCP1407 E/P 3256 1510
Legend:	XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week 'd Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin This package is Pb-free. The Pb-free JED can be found on the outer packaging for	01') (Sn) DEC designator (@3)) this package.
Note:	In the ever be carried characters	nt the full Microchip part number cannot be d over to the next line, thus limiting for customer-specific information.	marked on one line, it will he number of available

# 5-Lead Plastic Transistor Outline (AT) [TO-220]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Din	nension Limits	MIN	NOM	MAX
Number of Pins	N		5	
Pitch	е		.067 BSC	
Overall Pin Pitch	e1		.268 BSC	
Overall Height	А	.140	-	.190
Overall Width	E	.380	-	.420
Overall Length	D	.560	-	.650
Molded Package Length	D1	.330	-	.355
Tab Length	H1	.204	-	.293
Tab Thickness	A1	.020	-	.055
Mounting Hole Center	Q	.100	-	.120
Mounting Hole Diameter	φP	.139	-	.156
Lead Length	L	.482	-	.590
Base to Bottom of Lead	A2	.080	-	.115
Lead Thickness	С	.012	-	.025
Lead Width	b	.015	.027	.040

#### Notes:

1. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" per side.

2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-036B

E2



# 8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at



Units		MILLIMETERS		
on Limits	MIN	NOM	MAX	
Ν		8		
е		1.27 BSC		
А	0.80	0.85	1.00	
A1	0.00	0.01	0.05	
A3		0.20 REF		
D		5.00 BSC		
E	6.00 BSC			
D2	3.90	4.00	4.10	
E2	2.20	2.30	2.40	
b	0.35	0.40	0.48	
L	0.50	0.60	0.75	
K	0.20	-	-	
	Units In Limits A A A1 A3 D E D2 E2 b L K	Units      MIN        N      e        A      0.80        A1      0.00        A3      0        D      2        E      0        D2      3.90        E2      2.20        b      0.35        L      0.50        K      0.20	Units      MILLIMETERS        In Limits      MIN      NOM        N      8        e      1.27 BSC        A      0.80      0.85        A1      0.00      0.01        A3      0.20 REF      D        D      5.00 BSC      E        E      6.00 BSC      D2        D2      3.90      4.00        E2      2.20      2.30        b      0.35      0.40        L      0.50      0.60        K      0.20      -	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Optional Center Pad Width	W2			2.40
Optional Center Pad Length	T2			4.10
Contact Pad Spacing	С		5.60	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.10

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2122A

# 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









**END VIEW** 

Microchip Technology Drawing No. C04-018D Sheet 1 of 2

# 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	INCHES			
Dimension	Dimension Limits		NOM	MAX
Number of Pins	Ν		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M
  BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2



### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing No. C04-057C Sheet 1 of 2

#### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N	8			
Pitch	е		1.27 BSC		
Overall Height	А	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

# 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

NOTES:

# APPENDIX A: REVISION HISTORY

### **Revision C (April 2016)**

The following is the list of modifications:

- Updated the Package Thermal Resistances section of Temperature Characteristics table with the latest information.
- Updated Figure 2-21 in Section 2.0 "Typical Performance Curves".

### Revision B (May 2012)

The following is the list of modifications:

Removed the information referring to the Electrostatic Discharge from the General Description section.

#### **Revision A (December 2006)**

Original release of this document.