imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





3.0A Dual High-Speed Power MOSFET Driver With Enable

Features

- High Peak Output Current: 3.0A (typical)
- Independent Enable Function for Each Driver
 Output
- Wide Input Supply Voltage Operating Range:
 4.5V to 18V
- Low Shoot-Through/Cross-Conduction Current in Output Stage
- High Capacitive Load Drive Capability:
 - t_R: 14 ns with 1800 pF load (typical)
 - t_F: 17 ns with 1800 pF load (typical)
- · Short Delay Times:
 - t_{D1}: 45 ns (typical)
 - t_{D2}: 45 ns (typical)
- Low Supply Current:
 - With Logic '1' Input/Enable 1 mA (typical)
 - With Logic '0' Input/Enable 300 µA (typical)
- Latch-up Protected: Passed JEDEC JESD78A
- Logic Input will Withstand Negative Swing, up to 5V
- Space-Saving Packages:
 - 8-Lead SOIC, PDIP, 6x5 DFN

Applications

- Switch Mode Power Supplies
- Pulse Transformer Drive
- Line Drivers
- · Motor and Solenoid Drive

General Description

The MCP14E9/10/11 devices are high-speed MOSFET drivers, capable of providing 3.0A of peak current. The dual inverting, dual non-inverting and complementary outputs are directly controlled from either TTL or CMOS (3V to 18V). These devices also feature low shoot-through current, near matched rise/fall times and propagation delays, which make them ideal for high switching frequency applications.

The MCP14E9/10/11 devices operate from a 4.5V to 18V single power supply and can easily charge and discharge 1800 pF of MOSFET gate capacitance. They provide low enough impedances, in both the ON and OFF states, to ensure the MOSFETs' intended state will not be affected, even by large transients.

The additional control of the MCP14E9/10/11 outputs is allowed by the use of separate enable functions. The ENB_A and ENB_B pins are active-high and are internally pulled up to V_{DD} . The pins may be left floating for standard operation.

The MCP14E9/10/11 dual output 3.0A driver family is offered in both surface-mount and pin-through-hole packages with a -40°C to +125°C temperature rating. The low thermal resistance of the thermally enhanced DFN package allows greater power dissipation capability for driving heavier capacitive or resistive loads.

These devices are highly latch-up resistant under any conditions within their power and voltage ratings. They are not subject to damage when up to 5V of noise spiking (of either polarity) occurs on the ground pin. The devices are fully latch-up protected when tested according to JEDEC JESD78A. All terminals are fully protected against Electrostatic Discharge (ESD), up to 4 kV (HBM) or 400V (MM).

Package Types



Functional Block Diagram⁽¹⁾



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage	+20V
Input Voltage	(V _{DD} + 0.3V) to (GND – 5V)
Enable Voltage	(V _{DD} + 0.3V) to (GND – 5V)
Input Current (VIN>VDD)	
Package Power Dissipation (7	Γ _A = +50 ^o C)
8L-DFN	Note 3
8L-PDIP	
8L-SOIC	

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS⁽²⁾

Electrical Specifications: Unless otherwise indicated, $T_A = +25^{\circ}C$, with $4.5V \le V_{DD} \le 18V$.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Input									
Logic '1', High Input Voltage	V _{IH}	2.4	1.5	_	V				
Logic '0', Low Input Voltage	V _{IL}	—	1.3	0.8	V				
Input Current	I _{IN}	-1		1	μA	$0V \leq V_{IN} \leq V_{DD}$			
Input Voltage	V _{IN}	-5	_	V _{DD} + 0.3	V				
Output									
High Output Voltage	V _{OH}	$V_{DD} - 0.025$		—	V	DC Test			
Low Output Voltage	V _{OL}	—	_	0.025	V	DC Test			
Output Resistance, High	R _{OH}	—	4	7	Ω	I _{OUT} = 10 mA, V _{DD} = 18V			
Output Resistance, Low	R _{OL}	—	4	7	Ω	I _{OUT} = 10 mA, V _{DD} = 18V			
Peak Output Current	I _{PK}	—	3	—	А	V _{DD} = 18V ⁽²⁾			
Switching Time ⁽¹⁾									
Rise Time	t _R	—	14	30	ns	Figure 4-1, Figure 4-2, C _L = 1800 pF			
Fall Time	t _F	—	17	30	ns	Figure 4-1, Figure 4-2, C _L = 1800 pF			
Propagation Delay Time	t _{D1}	—	45	55	ns	Figure 4-1, Figure 4-2			
Propagation Delay Time	t _{D2}	—	45	55	ns	Figure 4-1, Figure 4-2			
Enable Function (ENB_A, EN	IB_B)								
High-Level Input Voltage	V_{EN_H}	2.4	1.6	—	V	V _{DD} = 12V, Low-to-High Transition			
Low-Level Input Voltage	V _{EN_L}	—	1.2	0.8	V	V _{DD} = 12V, High-to-Low Transition			
Hysteresis	V _{HYST}	—	400	_	mV				
Enable Pull-up Impedance	R _{ENBL}	0.7	1.6	3.0	MΩ	V _{DD} = 14V, ENBL = GND			
Enable Pin Leakage Current	I _{ENBL}	—	10	-	μA	V _{DD} = 12V, ENB_A = ENB_B = GND			
Propagation Delay Time	t _{D3}	_	35	65	ns	V _{DD} = 12V, Figure 4-3			
Propagation Delay Time	t _{D4}	_	35	65	ns	V _{DD} = 12V, Figure 4-3			

Note 1: Switching times are ensured by design.

2: Tested during characterization, not production tested.

3: Package power dissipation is dependent on the copper pad area of the PCB.

DC CHARACTERISTICS⁽²⁾ (CONTINUED)

Electrical Specifications: Unless otherwise indicated, $T_A = +25^{\circ}C$, with $4.5V \le V_{DD} \le 18V$.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Power Supply									
Supply Voltage	V_{DD}	4.5	—	18.0	V				
Supply Current	I _{DD}		1000	1800	μA	V _{IN_A} = 3V, V _{IN_B} = 3V, ENB_A = ENB_B = High			
	I _{DD}	_	600	900	μA	V _{IN_A} = 0V, V _{IN_B} = 0V, ENB_A = ENB_B = High			
	I _{DD}	_	800	1600	μA	V _{IN_A} = 3V, V _{IN_B} = 0V, ENB_A = ENB_B = High			
	I _{DD}	_	800	1600	μA	V _{IN_A} = 0V, V _{IN_B} = 3V, ENB_A = ENB_B = High			
	I _{DD}		600	1000	μA	V _{IN_A} = 3V, V _{IN_B} = 3V, ENB_A = ENB_B = Low			
	I _{DD}	_	300	450	μA	V _{IN_A} = 0V, V _{IN_B} = 0V, ENB_A = ENB_B = Low			
	I _{DD}		500	800	μA	V _{IN_A} = 3V, V _{IN_B} = 0V, ENB_A = ENB_B = Low			
	I _{DD}	—	500	800	μA	$V_{IN_A} = 0V, V_{IN_B} = 3V,$ ENB_A = ENB_B = Low			

Note 1: Switching times are ensured by design.

2: Tested during characterization, not production tested.

3: Package power dissipation is dependent on the copper pad area of the PCB.

DC CHARACTERISTICS (OVER OPERATING TEMP. RANGE)⁽²⁾

Electrical Specifications: Unless otherwise indicated, operating temperature range with $4.5V \le V_{DD} \le 18V$.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Input									
Logic '1', High Input Voltage	V _{IH}	2.4	—	—	V				
Logic '0', Low Input Voltage	V _{IL}	—	_	0.8	V				
Input Current	I _{IN}	-10	_	+10	μA	$0V \le V_{IN} \le V_{DD}$			
Output									
High Output Voltage	V _{OH}	$V_{DD} - 0.025$	—	—	V	DC Test			
Low Output Voltage	V _{OL}	—	_	0.025	V	DC Test			
Output Resistance, High	R _{OH}	—	7	9	Ω	I _{OUT} = 10 mA, V _{DD} = 18V			
Output Resistance, Low	R _{OL}	—	7	9	Ω	I _{OUT} = 10 mA, V _{DD} = 18V			
Switching Time ⁽¹⁾									
Rise Time	t _R	_	25	40	ns	Figure 4-1, Figure 4-2, C _L = 1800 pF			
Fall Time	t _F	—	25	40	ns	Figure 4-1, Figure 4-2, C _L = 1800 pF			
Propagation Delay Time	t _{D1}	_	45	65	ns	Figure 4-1, Figure 4-2			
Propagation Delay Time	t _{D2}	—	45	65	ns	Figure 4-1, Figure 4-2			

Note 1: Switching times are ensured by design.

2: Tested during characterization, not production tested.

DC CHARACTERISTICS (OVER OPERATING TEMP. RANGE)⁽²⁾ (CONTINUED)

Electrical Specifications: Unless otherwise indicated, operating temperature range with $4.5V \le V_{DD} \le 18V$.									
Parameters	Parameters Sym Min Typ Max Units Conditions								
Enable Function (ENB_A, El	NB_B)								
High-Level Input Voltage	V _{EN_H}	2.4	_	_	V	V _{DD} = 12V, Low-to-High Transition			
Low-Level Input Voltage	V _{EN_L}	_	_	0.8	V	V _{DD} = 12V, High-to-Low Transition			
Hysteresis	V _{HYST}	_	0.4	_	V				
Enable Pull-up Impedance	R _{ENBL}	0.7	1.6	3.0	MΩ	V _{DD} = 14V, ENB_A = ENB_B = GND			
Propagation Delay Time	t _{D3}		60	80	ns	Figure 4-3			
Propagation Delay Time	t _{D4}	_	70	85	ns	Figure 4-3			
Power Supply									
Supply Voltage	V _{DD}	4.5	—	18.0	V				
Supply Current	I _{DD}	—	1400	2200	μA	V _{IN_A} = 3V, V _{IN_B} = 3V, ENB_A = ENB_B = High			
	I _{DD}	_	800	1100	μA	V _{IN_A} = 0V, V _{IN_B} = 0V, ENB_A = ENB_B = High			
	I _{DD}	_	1300	2000	μA	V _{IN_A} = 3V, V _{IN_B} = 0V, ENB_A = ENB_B = High			
	I _{DD}	_	1300	2000	μA	V _{IN_A} = 0V, V _{IN_B} = 3V, ENB_A = ENB_B = High			
	I _{DD}	—	800	1200	μA	V _{IN_A} = 3V, V _{IN_B} = 3V, ENB_A = ENB_B = Low			
	I _{DD}	—	500	600	μA	V _{IN_A} = 0V, V _{IN_B} = 0V, ENB_A = ENB_B = Low			
	I _{DD}	—	600	900	μA	$V_{IN_A} = 3V, V_{IN_B} = 0V,$ ENB_A = ENB_B = Low			
	I _{DD}	_	600	900	μA	$V_{IN_A} = 0V, V_{IN_B} = 3V,$ ENB_A = ENB_B = Low			

Note 1: Switching times are ensured by design.

2: Tested during characterization, not production tested.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, all parameters apply with 4.5V $\leq V_{DD} \leq 18V$.								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	T _A	-40	—	+125	°C			
Maximum Junction Temperature	TJ	_	—	+150	°C			
Storage Temperature Range	T _A	-65	—	+150	°C			
Package Thermal Resistances								
Thermal Resistance, 8L-6x5 DFN	θ_{JA}		35.7	—	°C/W	Typical four-layer board with vias to ground plane		
Thermal Resistance, 8L-PDIP	θ _{JA}	_	89.3	—	°C/W			
Thermal Resistance, 8L-SOIC	θ _{JA}	—	149.5	—	°C/W			

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



Voltage.



FIGURE 2-2: Rise Time vs. Capacitive Load.



Temperature.



FIGURE 2-4: Fall Time vs. Supply Voltage.



FIGURE 2-5: Fall Time vs. Capacitive Load.



Amplitude.

Note: Unless otherwise indicated, T_A = +25°C with 4.5V $\leq V_{DD} \leq$ 18V.



FIGURE 2-7: Pro Supply Voltage.



FIGURE 2-8: Supply Voltage.

Quiescent Current vs.



FIGURE 2-9: Output Resistance (Output High) vs. Supply Voltage.



FIGURE 2-10: Temperature.

Propagation Delay Time vs.



FIGURE 2-11: Quiescent Current vs. Temperature.



FIGURE 2-12: Output Resistance (Output Low) vs. Supply Voltage.

Note: Unless otherwise indicated, T_A = +25°C with 4.5V \leq V_{DD} \leq 18V.







FIGURE 2-14: Supp Capacitive Load.



FIGURE 2-15: Capacitive Load.

Supply Current vs.



FIGURE 2-16: Frequency.



FIGURE 2-17: Supply Current vs. Frequency.



FIGURE 2-18: Suj Frequency.

Note: Unless otherwise indicated, T_A = +25°C with 4.5V \leq V_{DD} \leq 18V.







FIGURE 2-20: Input Threshold vs. Supply Voltage.



FIGURE 2-21: Enable Threshold vs. Temeprature.



FIGURE 2-22: Enable Hysteresis vs. Temperature.



FIGURE 2-23: Crossover Energy vs. Supply Voltage.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

PDIP, SOIC,		Symbol		Description			
6x5 DFN	MCP14E9	MCP14E9 MCP14E10 MCP14E11		Description			
1	ENB_A	ENB_A	ENB_A	Ouptut A Enable			
2	IN A	IN A	IN A	Input A			
3	GND	GND	GND	Ground			
4	IN B	IN B	IN B	Input B			
5	OUT B	OUT B	OUT B	Output B			
6	V _{DD}	V _{DD}	V _{DD}	Supply Input			
7	OUT A	OUT A	OUT A	Output A			
8	ENB_B	ENB_B	ENB_B	Output B Enable			
9	EP	EP	EP	Exposed metal pad (DFN package only). Exposed pad is electrically isolated.			

TABLE 3-1: PIN FUNCTION TABLE

3.1 Enable A (ENB_A)

The ENB_A pin is the enable control for Output A. This enable pin is internally pulled up to V_{DD} for active-high operation and can be left floating for standard operation. When the ENB_A pin is pulled below the enable pin, Low Level Input Voltage (V_{EN_L}), Output A will be in the OFF state, regardless of the input pin state.

3.2 Control Inputs A and B (IN A; IN B)

The MOSFET driver inputs are a high-impedance TTL/CMOS compatible input. The inputs also have hysteresis between the high and low input levels, allowing them to be driven from slow rising and falling signals, and to provide noise immunity.

3.3 Ground (GND)

Ground is the device return pin. The ground pin should have a low-impedance connection to the bias supply source return. High peak currents will flow out the ground pin when the capacitive load is being discharged.

3.4 Outputs A and B (OUT A; OUT B)

Outputs, A and B, are CMOS push-pull outputs that are capable of sourcing and sinking 3.0A of peak current (V_{DD} = 18V). The low output impedance ensures the gate of the MOSFET will stay in the intended state, even during large transients.

3.5 Supply Input (V_{DD})

 V_{DD} is the bias supply input for the MOSFET driver and has a voltage range of 4.5V to 18V. This input must be decoupled to ground with a local ceramic capacitor. This bypass capacitor provides a localized lowimpedance path for the peak currents that are provided to the load.

3.6 Enable B (ENB_B)

The ENB_B pin is the enable control for Output B. This enable pin is internally pulled up to V_{DD} for active-high operation, and can be left floating for standard operation. When the ENB_B pin is pulled below the enable pin, Low-Level Input Voltage (V_{EN_L}), Output B will be in the OFF state, regardless of the input pin state.

3.7 Exposed Metal Pad (EP)

The exposed metal pad of the DFN package is not internally connected to any potential. Therefore, this pad can be connected to a ground plane, or other copper plane on a printed circuit board, to aid in heat removal from the package.

NOTES:

4.0 APPLICATION INFORMATION

4.1 General Information

MOSFET drivers are high-speed, high-current devices which are intended to source/sink high-peak currents to charge/discharge the gate capacitance of external MOSFETs, or insulated gate bipolar transistors (IGBTs). In high-frequency switching power supplies, the Pulse-Width Modulation (PWM) controller may not have the drive capability to directly drive the power MOSFET. MOSFET drivers, like the MCP14E9/10/11 family, can be used to provide additional source/sink current capability.

An additional degree of control has been added to the MCP14E9/10/11 family. There are seperate enable functions for each driver that allow for the immediate termination of the output pulse, regardless of the state of the input signal.

4.2 MOSFET Driver Timing

The ability of a MOSFET driver to transition from a fully OFF state to a fully ON state are characterized by the drivers' rise time (t_R), fall time (t_F) and propagation delays (t_{D1} and t_{D2}). The MCP14E9/10/11 family of drivers can typically charge and discharge an 1800 pF load capacitance in approximately 15 ns, along with a typical matched propagation delay of 45 ns. Figure 4-1 and Figure 4-2 show the test circuit and timing waveform used to verify the MCP14E9/10/11 timing.





Waveform.

4.3 Enable Function

The ENB_A and ENB_B enable pins allow the independent control of OUT A and OUT B, respectively. They are active-high and are internally pulled up to V_{DD} , so that the default state is to enable the driver. These pins can be left floating for normal operation.

When an enable pin voltage is above the enable pin high threshold voltage, V_{EN_H} , that driver output is enabled and allowed to react to changes in the INPUT pin voltage state. Similarly, when the enable pin voltage falls below the enable pin low threshold voltage, V_{EN_L} , that driver output is disabled and does not respond to the changes in the INPUT pin voltage state. When the driver is disabled, the output goes to a low state. Refer to Table 4-1 for enable pin logic. The threshold voltages of the enable function are compatible with logic levels. Hysteresis is provided to help increase the noise immunity of the enable function, avoiding false triggers of the enable signal during driver switching. For robust designs, it is recommended that the slew rate of the enable pin signal be greater than 1V/ns.

There are propagation delays associated with the driver receiving an enable signal and the output reacting. These propagation delays, t_{D3} and t_{D4} , are graphically represented in Figure 4-3.

|--|

				MCP14E9		MCP	I4E10	MCP14E11	
ENB_A	ENB_B	IN A	IN B	OUT A	OUT B	OUT A	OUT B	OUT A	OUT B
Н	Н	Н	Н	L	L	Н	Н	L	Н
Н	Н	Н	L	L	Н	Н	L	L	L
Н	Н	L	Н	Н	L	L	Н	Н	Н
Н	Н	L	L	Н	Н	L	L	Н	L
L	L	Х	Х	L	L	L	L	L	L



FIGURE 4-3: Enable Timing Waveform.

4.4 Decoupling Capacitors

Careful layout and decoupling capacitors are highly recommended when using MOSFET drivers. Large currents are required to charge and discharge capacitive loads quickly. For example, approximately 2.0A are needed to charge an 1800 pF load with 18V in 15 ns.

To operate the MOSFET driver over a wide frequency range, with low supply impedance, a ceramic and low-ESR film capacitors are recommended to be placed in parallel, between the driver, V_{DD} and GND. A 1.0 µF, low-ESR film capacitor and a 0.1 µF ceramic capacitor placed between pins, 6 and 3, should be used. These capacitors should be placed close to the driver to minimize circuit board parasitics and provide a local source for the required current.

4.5 PCB Layout Considerations

A proper PCB layout is important in a high-current, fast switching circuit, to provide proper device operation and robustness to the design. The PCB trace loop area and inductance should be minimized by the use of ground planes or trace under MOSFET gate drive signals, separate analog and power grounds, and local driver decoupling.

Placing a ground plane beneath the MCP14E9/10/11 will help as a radiated noise shield, as well as providing some heat sinking for power dissipated within the device.

4.6 **Power Dissipation**

The total internal power dissipation in a MOSFET driver is the summation of three separate power dissipation elements (Equation 4-1).

EQUATION 4-1:

$$P_T = P_L + P_Q + P_{CC}$$

Where:

 P_T = Total Power Dissipation P_L = Load Power Dissipation P_O = Quiescent Power Dissipation

 P_{CC} = Operating Power Dissipation

4.6.1 CAPACITIVE LOAD DISSIPATION

The power dissipation caused by a capacitive load is a direct function of frequency, total capacitive load and supply voltage. The power lost in the MOSFET driver for a complete charging and discharging cycle of a MOSFET is:

EQUATION 4-2:

$$P_{L} = f \times C_{T} \times V_{DD}^{2}$$
Where:

$$f = \text{Switching Frequency}$$

$$C_{T} = \text{Total Load Capacitance}$$

$$V_{DD} = \text{MOSFET Driver Supply Voltage}$$

4.6.2 QUIESCENT POWER DISSIPATION

The power dissipation associated with the quiescent current draw depends upon the state of the input pin. The MCP14E9/10/11 devices have a quiescent current draw with a Logic '1' on the input pin of 1 mA (typical) and 300 μ A (typical) with a Logic '0'. The quiescent power dissipation is:

EQUATION 4-3:

$$P_Q = (I_{QH} \times D + I_{QL} \times (1 - D)) \times V_{DD}$$

Where:

 I_{OH} = Quiescent current in the high state

D =Duty cycle

- I_{OL} = Quiescent current in the low state
- V_{DD} = MOSFET driver supply voltage

4.6.3 OPERATING POWER DISSIPATION

The operating power dissipation occurs each time the MOSFET driver output transitions, because for a very short period of time, both MOSFETs in the output stage are ON, simultaneously. This cross-conduction current leads to a power dissipation described as:

EQUATION 4-4:

$$P_{CC} = CC \times f \times V_{DD}$$

Where:

f = Switching Frequency

NOTES:

5.0 PACKAGING INFORMATION

5.1 Package Marking Information



8-Lead DFN-S (5x6x1 mm)

8-Lead PDIP



8-Lead SOIC (.150")











Example



Legenc	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the eve be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dimension	n Limits	MIN	NOM	MAX		
Number of Pins	Ν		8			
Pitch	е		1.27 BSC			
Overall Height	А	0.80	0.85	1.00		
Standoff	A1	0.00	0.01	0.05		
Contact Thickness	A3	0.20 REF				
Overall Length	D	5.00 BSC				
Overall Width	E	6.00 BSC				
Exposed Pad Length	D2	3.90	4.00	4.10		
Exposed Pad Width	E2	2.20	2.30	2.40		
Contact Width	b	0.35	0.40	0.48		
Contact Length	L	0.50	0.60	0.75		
Contact-to-Exposed Pad	К	0.20	_	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122B

8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S] PUNCH SINGULATED

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	MILLIMETERS				
Dimensior	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	0.85	1.00	
Molded Package Thickness	A2	-	0.65	0.80	
Standoff	A1	0.00	0.01	0.05	
Base Thickness	A3	0.20 REF			
Overall Length	D	4.92 BSC			
Molded Package Length	D1	4.67 BSC			
Exposed Pad Length	D2	3.85	4.00	4.15	
Overall Width	E	5.99 BSC			
Molded Package Width	E1	5.74 BSC			
Exposed Pad Width	E2	2.16	2.31	2.46	
Contact Width	b	0.35	0.40	0.47	
Contact Length	L	0.50	0.60	0.75	
Contact-to-Exposed Pad	K	0.20	_	-	
Model Draft Angle Top	φ	_	_	12°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-113B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

NOTE: THIS PACKAGE MAY ALSO BE USED WITH THE 8L SOIC (3.90 mm) LAND PATTERN

	Units MILLIMETERS		S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Optional Center Pad Width	W2			2.40
Optional Center Pad Length	T2			4.10
Contact Pad Spacing	С		5.60	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.10

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2122A

8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е	.100 BSC			
Top to Seating Plane	Α	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	-	.430	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	е	1.27 BSC		
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

APPENDIX A: REVISION HISTORY

Revision A (March 2011)

• Original Release of this Document.