

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









### 300 mA, Low Voltage, Low Quiescent Current LDO Regulator

#### **Features**

- · 300 mA Output Current Capability
- Input Operating Voltage Range: 2.1V to 6.0V
- Adjustable Output Voltage Range: 0.8V to 5.0V (MCP1824 only)
- · Standard Fixed Output Voltages:
  - 0.8V, 1.2V, 1.8V, 2.5V, 3.0V, 3.3V, 5.0V
- Other Fixed Output Voltage Options Available Upon Request
- · Low Dropout Voltage: 200 mV Typical at 300 mA
- Typical Output Voltage Tolerance: 0.4%
- Stable with 1.0 µF Ceramic Output Capacitor
- · Fast Response to Load Transients
- Low Supply Current: 120 μA (typical)
- Low Shutdown Supply Current: 0.1 μA (typical) (MCP1824 only)
- Fixed Delay on Power Good Output (MCP1824 only)
- Short Circuit Current Limiting and Overtemperature Protection
- 5-Lead Plastic SOT-223, SOT-23 Package Options (MCP1824)
- 3-Lead Plastic SOT-223 Package Option (MCP1824S)

#### **Applications**

- · High-Speed Driver Chipset Power
- · Networking Backplane Cards
- · Notebook Computers
- · Network Interface Cards
- · Palmtop Computers
- · 2.5V to 1.XV Regulators

#### **Description**

The MCP1824/MCP1824S is a 300 mA Low Dropout (LDO) linear regulator that provides high current and low output voltages. The MCP1824 comes in a fixed or adjustable output voltage version, with an output voltage range of 0.8V to 5.0V. The 300 mA output current capability, combined with the low output voltage capability, make the MCP1824 a good choice for new sub-1.8V output voltage LDO applications that have high current demands. The MCP1824S is a 3-pin fixed voltage version.

The MCP1824/MCP1824S is stable using ceramic output capacitors that inherently provide lower output noise and reduce the size and cost of the entire regulator solution. Only 1  $\mu\text{F}$  of output capacitance is needed to stabilize the LDO.


Using CMOS construction, the quiescent current consumed by the MCP1824/MCP1824S is typically less than 120  $\mu A$  over the entire input voltage range, making it attractive for portable computing applications that demand high output current. The MCP1824 versions have a Shutdown  $(\overline{SHDN})$  pin. When shut down, the quiescent current is reduced to less than 0.1  $\mu A$ .

On the MCP1824 fixed output versions, the scaled-down output voltage is internally monitored and a power good (PWRGD) output is provided when the output is within 92% of regulation (typical). The PWRGD delay is internally fixed at 110 µs (typical).

The overtemperature and short circuit current-limiting provide additional protection for the LDO during system fault conditions.

#### **Package Types**








	SOT	-223	SO <sup>-</sup>	Г-23
Pin	Fixed Adjustable		Fixed	Adjustable
1	SHDN	SHDN	V <sub>IN</sub>	V <sub>IN</sub>
2	V <sub>IN</sub>	$V_{IN}$	GND (TAB)	GND (TAB)
3	GND (TAB)	GND (TAB)	SHDN	SHDN
4	V <sub>OUT</sub>	V <sub>OUT</sub>	PWRGD	ADJ
5	PWRGD	ADJ	V <sub>OUT</sub>	V <sub>OUT</sub>
6	GND (TAB)	GND (TAB)	_	

MCP1824S


SOT-223-3




Pin	SOT-223
1	V <sub>IN</sub>
2	GND (TAB)
3	V <sub>OUT</sub>
4	GND (TAB)

## **Typical Applications** MCP1824 Fixed Output Voltage **PWRGD** $R_1$ $100 \text{ k}\Omega$ On SHDN Off V<sub>OUT</sub> $V_{IN} = 2.3V \text{ to } 2.8V$ $V_{\text{IN}}$ GND MCP1824 Adjustable Output Voltage $V_{ADJ}$ $\begin{array}{c} {\rm R_2} \\ {\rm 20~k} \Omega \end{array}$ $R_1$ $\downarrow$ 40 k $\Omega$ $\geqslant$ On SHDN Off $V_{IN} = 2.1V \text{ to } 2.8V$ $V_{OUT} = 1.2V @ 300 \text{ mA}$ $V_{\text{OUT}}$ $V_{\text{IN}}$ **GND**


#### Functional Block Diagram - Adjustable Output (MCP1824)



#### Functional Block Diagram - Fixed Output (MCP1824S)



#### Functional Block Diagram - Fixed Output (MCP1824)



# 1.0 ELECTRICAL CHARACTERISTICS

#### **Absolute Maximum Ratings †**

 $\label{eq:local_$ 

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **AC/DC CHARACTERISTICS**

**Electrical Specifications:** Unless otherwise noted,  $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ , **Note 1**,  $V_{R} = 1.8V$  for Adjustable Output,  $I_{OUT} = 1$  mA,  $C_{IN} = C_{OUT} = 4.7 \mu F$  (X7R Ceramic),  $T_{A} = +25^{\circ}C$ . **Boldface** type applies for junction temperatures,  $T_{L}$  (**Note 7**) of **-40°C to +125°C** 

Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Operating Voltage	V <sub>IN</sub>	2.1	_	6.0	V	
Output Voltage Range	V <sub>OUT</sub>	0.8	_	5.0	V	
Input Quiescent Current	Iq	_	120	220	μΑ	$I_L = 0 \text{ mA}, V_{OUT} = 0.8V \text{ to}$ 5.0V
Input Quiescent Current for SHDN Mode	I <sub>SHDN</sub>	_	0.1	3	μΑ	SHDN = GND
Maximum Continuous Output Current	I <sub>OUT</sub>	300	_	_	mA	$V_{IN} = 2.1V \text{ to } 6.0V$ $V_{R} = 0.8V \text{ to } 5.0V$
Line Regulation	$\Delta V_{OUT} / (V_{OUT} \times \Delta V_{IN})$	_	±0.05	±0. <b>17</b>	%/V	(Note 1) $\leq V_{1N} \leq 6V$
Load Regulation	ΔV <sub>OUT</sub> /V <sub>OUT</sub>	-1.0	±0.5	1.0	%	I <sub>OUT</sub> = 1 mA to 300 mA, ( <b>Note 4</b> )
Output Short Circuit Current	I <sub>OUT_SC</sub>	_	720	_	mA	$R_{LOAD} < 0.1\Omega$ , Peak Current
Dropout Voltage	V <sub>DROPOUT</sub>	_	200	320	mV	Note 5, I <sub>OUT</sub> = 300 mA, V <sub>IN(MIN)</sub> = 2.1V
Pulsed Applications						
Maximum Pulsed Output Current	I <sub>PULSE</sub>	_	500	_	mA	$\begin{aligned} &V_{\text{IN}} = 2.1 \text{V to } 6.0 \text{V} \\ &V_{\text{R}} = 0.8 \text{V to } 5.0 \text{V}, \\ &\text{Duty Cycle} \leq 60\%, \\ &\text{Period} < 10 \text{ ms} \end{aligned}$

- Note 1: The minimum  $V_{IN}$  must meet two conditions:  $V_{IN} \ge 2.1 V$  and  $V_{IN} \ge V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ .
  - 2:  $V_R$  is the nominal regulator output voltage for the fixed cases.  $V_R = 1.2V$ , 1.8V, etc.  $V_R$  is the desired set point output voltage for the adjustable cases.  $V_R = V_{ADJ} \cdot ((R_1/R_2) + 1)$ . Figure 4-1.
  - 3:  $TCV_{OUT} = (V_{OUT\text{-}HIGH} V_{OUT\text{-}LOW}) *10^6 / (V_R * \Delta Temperature)$ .  $V_{OUT\text{-}HIGH}$  is the highest voltage measured over the temperature range.  $V_{OUT\text{-}LOW}$  is the lowest voltage measured over the temperature range.
  - 4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.
  - 5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of V<sub>IN</sub> = V<sub>OUT(MAX)</sub> + V<sub>DROPOUT(MAX)</sub>.
  - 6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.
  - 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

#### AC/DC CHARACTERISTICS (CONTINUED)

 $\textbf{Electrical Specifications:} \ \ \textbf{Unless otherwise noted}, \ \ V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}, \ \textbf{Note 1}, \ V_{R} = 1.8V \ \text{for Adjustable Output},$  $I_{OUT}$  = 1 mA,  $C_{IN}$  =  $C_{OUT}$  = 4.7  $\mu F$  (X7R Ceramic),  $T_A$  = +25°C.

Boldface type applies for junction temperatures, T<sub>J</sub> (Note 7) of -40°C to +125°C

Parameters	Sym	Min	Тур	Max	Units	Conditions			
Maximum Pulsed Output Duty Cycle	I <sub>PULSE_DUTY</sub>	_	_	60	%	V <sub>IN</sub> = 2.1V to 6.0V, V <sub>R</sub> = 0.8V to 5.0V, I <sub>OUT</sub> = 500 mA, Period < 10 ms			
Maximum Pulsed Output Period	PULSE_PERIOD	_	_	10	ms	$V_{IN} = 2.1 V \text{ to } 6.0 V$ $V_{R} = 0.8 V \text{ to } 5.0 V,$ $I_{OUT} = 500 \text{ mA}$			
Adjust Pin Characteristics (Adj	ustable Output Oi	nly)							
Adjustable Output Voltage Range	$V_{OUT\_ADJ}$	0.8	_	5.5	V				
Adjust Pin Reference Voltage	$V_{ADJ}$	0.402	0.410	0.418	<b>V</b>	$V_{IN} = 2.1 V$ to $V_{IN} = 6.0 V$ , $I_{OUT} = 1$ mA			
Adjust Pin Leakage Current	$I_{ADJ}$	-10	±0.01	+10	nA	$V_{IN} = 6.0V, V_{ADJ} = 0V \text{ to } 6V$			
Adjust Temperature Coefficient	TCV <sub>OUT</sub>	_	40	_	ppm/°C	Note 3			
Fixed-Output Characteristics (F	Fixed-Output Characteristics (Fixed Output Only)								
Voltage Regulation	V <sub>OUT</sub>	V <sub>R</sub> - 2.5%	V <sub>R</sub> ±0.5%	V <sub>R</sub> + 2.5%	٧	Note 2			
Power Good Characteristics									
PWRGD Input Voltage Operat-	V <sub>PWRGD_VIN</sub>	1.0	_	6.0	٧	$T_A = +25$ °C			
ing Range		1.2	_	6.0		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			
						For $V_{IN}$ < 2.1V, $I_{SINK}$ = 100 $\mu$ A			
PWRGD Threshold Voltage	V <sub>PWRGD_TH</sub>				%V <sub>OUT</sub>	Falling Edge			
(Referenced to V <sub>OUT</sub> )		89	92	95		V <sub>OUT</sub> < 2.5V Fixed, V <sub>OUT</sub> = Adj.			
		90	92	94		V <sub>OUT</sub> >= 2.5V Fixed			
PWRGD Threshold Hysteresis	V <sub>PWRGD_HYS</sub>	1.0	2.0	3.0	%V <sub>OUT</sub>				
PWRGD Output Voltage Low	$V_{PWRGD\_L}$	_	0.05	0.4	٧	I <sub>PWRGD SINK</sub> = 1.2 mA, ADJ = 0V			
PWRGD Output Current Sink Capability	I <sub>PWRGD</sub>	1.2	6.0	_	mA	V <sub>PWRGD</sub> = 0.200V			
PWRGD Leakage	P <sub>WRGD_LK</sub>	_	1		nA	$V_{PWRGD} = V_{IN} = 6.0V$			
PWRGD Time Delay	T <sub>PG</sub>	_	110	_	μs	Rising Edge $R_{PULLUP} = 10 \text{ k}\Omega$			

- The minimum  $V_{IN}$  must meet two conditions:  $V_{IN} \ge 2.1 V$  and  $V_{IN} \ge V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ . Note 1:
  - $V_R$  is the nominal regulator output voltage for the fixed cases.  $V_R = 1.2V$ , 1.8V, etc.  $V_R$  is the desired set point output
  - voltage for the adjustable cases.  $V_R = V_{ADJ} * ((R_1/R_2) + 1)$ . Figure 4-1.  $TCV_{OUT} = (V_{OUT\text{-}HIGH} V_{OUT\text{-}LOW}) *10^6 / (V_R * \Delta Temperature)$ .  $V_{OUT\text{-}HIGH}$  is the highest voltage measured over the temperature range. V<sub>OUT-LOW</sub> is the lowest voltage measured over the temperature range.
  - Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.
  - Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of  $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ .
  - The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e.,  $T_A$ ,  $T_J$ ,  $\theta_{JA}$ ). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.
  - The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

#### AC/DC CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise noted,  $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ , **Note 1**,  $V_R = 1.8V$  for Adjustable Output,  $I_{OUT} = 1$  mA,  $C_{IN} = C_{OUT} = 4.7$  µF (X7R Ceramic),  $T_A = +25$ °C.

Boldface type applies for junction temperatures,  $T_J$  (Note 7) of -40°C to +125°C

Parameters	Sym	Min	Тур	Max	Units	Conditions
Detect Threshold to PWRGD Active Time Delay	T <sub>VDET-PWRGD</sub>	_	200	_	μѕ	$V_{OUT} = V_{PWRGD\_TH} + 50 \text{ mV}$ to $V_{PWRGD\_TH} - 50 \text{ mV}$
Shutdown Input						
Logic High Input	V <sub>SHDN-HIGH</sub>	45	_	_	%V <sub>IN</sub>	V <sub>IN</sub> = 2.1V to 6.0V
Logic Low Input	V <sub>SHDN-LOW</sub>	_	_	15	%V <sub>IN</sub>	V <sub>IN</sub> = 2.1V to 6.0V
SHDN Input Leakage Current	SHDN <sub>ILK</sub>	-0.1	±0.001	+0.1	μА	$\frac{V_{IN} = 6V, \overline{SHDN} = V_{IN},}{\overline{SHDN} = GND}$
AC Performance		l .				
Output Delay From SHDN	T <sub>OR</sub>	_	100	_	μs	$\overline{\text{SHDN}} = \text{GND to V}_{\text{IN}},$ $V_{\text{OUT}} = \text{GND to 95\% V}_{\text{R}}$
Output Noise	e <sub>N</sub>	_	2.0	_	μV/√Hz	$\begin{split} I_{OUT} &= 200 \text{ mA, f} = 1 \text{ kHz,} \\ C_{OUT} &= 10  \mu\text{F} \text{ (X7R Ceramic),} \\ V_{OUT} &= 2.5 \text{V} \end{split}$
Power Supply Ripple Rejection Ratio	PSRR	_	55	_	dB	$\begin{split} f &= 100 \text{ Hz}, \\ I_{OUT} &= 10 \text{ mA}, \\ V_{INAC} &= 200 \text{ mV pk-pk}, \\ C_{IN} &= 0  \mu\text{F} \end{split}$
Thermal Shutdown Temperature	T <sub>SD</sub>	_	150	_	°C	$I_{OUT} = 100 \mu A, V_{OUT} = 1.8V, V_{IN} = 2.8V$
Thermal Shutdown Hysteresis	$\DeltaT_{SD}$	_	10	_	°C	$I_{OUT} = 100 \mu A, V_{OUT} = 1.8V, V_{IN} = 2.8V$

Note 1: The minimum  $V_{IN}$  must meet two conditions:  $V_{IN} \ge 2.1 V$  and  $V_{IN} \ge V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ .

- 2:  $V_R$  is the nominal regulator output voltage for the fixed cases.  $V_R = 1.2V$ , 1.8V, etc.  $V_R$  is the desired set point output voltage for the adjustable cases.  $V_R = V_{ADJ} * ((R_1/R_2)+1)$ . Figure 4-1.
- 3: TCV<sub>OUT</sub> = (V<sub>OUT-HIGH</sub> V<sub>OUT-LOW</sub>) \*10<sup>6</sup> / (V<sub>R</sub> \* ΔTemperature). V<sub>OUT-HIGH</sub> is the highest voltage measured over the temperature range. V<sub>OUT-LOW</sub> is the lowest voltage measured over the temperature range.
- 4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.
- 5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of V<sub>IN</sub> = V<sub>OUT(MAX)</sub> + V<sub>DROPOUT(MAX)</sub>.
- 6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.
- 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.


#### **TEMPERATURE SPECIFICATIONS**

Parameters	Sym	Min	Тур	Max	Units	Conditions	
Temperature Ranges							
Operating Junction Temperature Range	$T_J$	-40	_	+125	°C	Steady State	
Maximum Junction Temperature	$T_J$	_	_	+150	°C	Transient	
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C		
Thermal Package Resistances							
Thermal Resistance, 3LD SOT-223	$\theta_{JA}$	_	62	_	°C/W	EIA/JEDEC JESD51-751-7	
	$\theta_{JC}$	_	15	_		4 Layer Board	
Thermal Resistance, 5LD SOT-23	$\theta_{JA}$	_	256	_	°C/W	EIA/JEDEC JESD51-751-7 4 Layer Board	
	$\theta_{\sf JC}$	_	81	_			
Thermal Resistance, 5LD SOT-223	$\theta_{JA}$	_	62	_	°C/W	EIA/JEDEC JESD51-751-7	
	$\theta_{\sf JC}$	_	15	_		4 Layer Board	


#### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.


**Note:** Unless otherwise indicated,  $C_{OUT} = 4.7~\mu F$  Ceramic (X7R),  $C_{IN} = 4.7~\mu F$  Ceramic (X7R),  $I_{OUT} = 1~mA$ , Temperature = +25°C,  $V_{IN} = V_{OUT} + 0.5V$ , Fixed output,  $\overline{SHDN} = 10~k\Omega$  pullup to  $V_{IN}$ .




**FIGURE 2-1:** Quiescent Current vs. Input Voltage (Adjustable Version).



**FIGURE 2-2:** Ground Current vs. Load Current (Adjustable Version).



**FIGURE 2-3:** Quiescent Current vs. Junction Temperature (Adjustable Version).



**FIGURE 2-4:** Line Regulation vs. Temperature (Adjustable Version).




FIGURE 2-5: Load Regulation vs. Temperature (Adjustable Version).




FIGURE 2-6: Adjust Pin Voltage vs. Temperature (Adjustable Version).

 $\begin{tabular}{ll} \textbf{Note:} Unless otherwise indicated, $C_{OUT}=4.7~\mu F$ Ceramic (X7R), $C_{IN}=4.7~\mu F$ Ceramic (X7R), $I_{OUT}=1$ mA, $T_{OUT}=4.5°C, $V_{IN}=V_{OUT}+0.5V, Fixed output, $\overline{SHDN}=10$ k$\Omega$ pullup to $V_{IN}$.} \label{eq:local_local_pullup}$ 







FIGURE 2-7: Dropout Voltage vs. Load Current (Adjustable Version).




**FIGURE 2-8:** Dropout Voltage vs. Temperature (Adjustable Version).



**FIGURE 2-9:** Power Good (PWRGD) Time Delay vs. Temperature.



**FIGURE 2-10:** Quiescent Current vs. Input Voltage.



**FIGURE 2-11:** Quiescent Current vs. Input Voltage.





FIGURE 2-12: Ground Current vs. Load Current.

**Note:** Unless otherwise indicated,  $C_{OUT} = 4.7~\mu F$  Ceramic (X7R),  $C_{IN} = 4.7~\mu F$  Ceramic (X7R),  $I_{OUT} = 1~mA$ , Temperature =  $+25^{\circ}C$ ,  $V_{IN} = V_{OUT} + 0.5V$ , Fixed output,  $\overline{SHDN} = 10~k\Omega$  pullup to  $V_{IN}$ .



**FIGURE 2-13:** Quiescent Current vs. Temperature.







FIGURE 2-14: I<sub>SHDN</sub> vs. Temperature.



**FIGURE 2-15:** Line Regulation vs. Temperature.



**FIGURE 2-16:** Line Regulation vs. Temperature.



**FIGURE 2-17:** Load Regulation vs. Temperature.




FIGURE 2-18: Load Regulation vs. Temperature.

 $\begin{array}{l} \textbf{Note:} \ \ \text{Unless otherwise indicated,} \ \ C_{OUT} = 4.7 \ \mu F \ Ceramic \ (X7R), \ C_{IN} = 4.7 \ \mu F \ Ceramic \ (X7R), \ I_{OUT} = 1 \ mA, \\ Temperature = +25^{\circ}C, \ V_{IN} = V_{OUT} + 0.5V, \ Fixed \ output, \ \overline{SHDN} = 10 \ k\Omega \ pullup \ to \ V_{IN}. \\ \end{array}$ 





FIGURE 2-19: Dropout Voltage vs. Load Current.



**FIGURE 2-20:** Dropout Voltage vs. Temperature.





FIGURE 2-21: Short Circuit Current vs. Input Voltage.



**FIGURE 2-22:** Output Noise Voltage Density vs. Frequency.




FIGURE 2-23: Power Supply Ripple Rejection (PSRR) vs. Frequency (Adj.).







FIGURE 2-24: Power Supply Ripple Rejection (PSRR) vs. Frequency.



**FIGURE 2-25:** Startup from  $V_{IN}$  (Adjustable Version).



**FIGURE 2-26:** Startup from Shutdown (Adjustable Version).



**FIGURE 2-27:** Power Good (PWRGD) Timing.




FIGURE 2-28: Power Good (PWRGD) Timing.




FIGURE 2-29: Dynamic Line Response.






FIGURE 2-30: Dynamic Line Response.

**Note:** Unless otherwise indicated,  $C_{OUT}$  = 4.7 μF Ceramic (X7R),  $C_{IN}$  = 4.7 μF Ceramic (X7R),  $I_{OUT}$  = 1 mA, Temperature = +25°C,  $V_{IN}$  =  $V_{OUT}$  + 0.5V, Fixed output,  $\overline{SHDN}$  = 10 kΩ pullup to  $V_{IN}$ .




**FIGURE 2-31:** Dynamic Load Response.




Ch2 100mV M 20.0µs Ch4 J 156mA

**FIGURE 2-32:** Dynamic Load Response.



**FIGURE 2-33:** Power Good Pulldown Voltage Vs Load.



**FIGURE 2-34:** Startup Current.

#### 3.0 PIN DESCRIPTION

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

SOT-223		SOT-23				
3-Pin Fixed	5-Pin Fixed	5-Pin Adj	5-Pin Fixed	5-Pin Adj	Name	Description
_	1	1	3	3	SHDN	Shutdown Control Input (active-low)
1	2	2	1	1	$V_{IN}$	Input Voltage Supply
2	3	3	2	2	GND	Ground
3	4	4	5	5	V <sub>OUT</sub>	Regulated Output Voltage
_	5		4	_	PWRGD	Power Good Output
_	_	5		4	ADJ	Output Voltage Adjust/Sense Input
Exposed Pad	Exposed Pad	Exposed Pad	_	_	EP	Exposed Pad of the Package (ground potential)

#### 3.1 Shutdown Control Input (SHDN)

The  $\overline{SHDN}$  input is used to turn the LDO output voltage on and off. When the  $\overline{SHDN}$  input is at a logic-high level, the LDO output voltage is enabled. When the  $\overline{SHDN}$  input is pulled to a logic-low level, the LDO output voltage is disabled. When the  $\overline{SHDN}$  input is pulled low, the PWRGD output also goes low and the LDO enters a low quiescent current shutdown state where the typical quiescent current is 0.1  $\mu$ A.

#### 3.2 Input Voltage Supply (V<sub>IN</sub>)

Connect the unregulated or regulated input voltage source to  $V_{IN}.$  If the input voltage source is located several inches away from the LDO, or the input source is a battery, it is recommended that an input capacitor be used. A typical input capacitance value of 1  $\mu F$  to 10  $\mu F$  should be sufficient for most applications. The type of capacitor used can be ceramic, tantalum, or aluminum electrolytic. The low ESR characteristics of the ceramic capacitor will yield better noise and PSRR performance at high frequency.

#### 3.3 Ground (GND)

For the optimal Noise and Power Supply Rejection Ratio (PSRR) performance, the GND pin of the LDO should be tied to an electrically quiet circuit ground. This will help the LDO power supply rejection ratio and noise performance. The ground pin of the LDO only conducts the ground current of the LDO, so a heavy trace is not required. For applications that have switching or noisy inputs, tie the GND pin to the return of the output capacitor. Ground planes help lower inductance and voltage spikes caused by fast transient load currents and are recommended for applications that are subjected to fast load transients.

#### 3.4 Regulated Output Voltage (V<sub>OUT</sub>)

The  $V_{OUT}$  pin is the regulated output voltage of the LDO. A minimum output capacitance of 1.0  $\mu$ F is required for LDO stability. The MCP1824/MCP1824S is stable with ceramic, tantalum, and aluminum-electrolytic capacitors. See **Section 4.3** "**Output Capacitor**" for output capacitor selection guidance.

#### 3.5 Power Good Output (PWRGD)

For fixed applications, the PWRGD output is an opendrain output used to indicate when the LDO output voltage is within 92% (typically) of its nominal regulation value. The PWRGD threshold has a typical hysteresis value of 2%. The PWRGD output is delayed by 110  $\mu s$  (typical) from the time the LDO output is within 92% + 3% (maximum hysteresis) of the regulated output value on power-up. This delay time is internally fixed.

#### 3.6 Output Voltage Adjust Input (ADJ)

For adjustable applications, the output voltage is connected to the ADJ input through a resistor divider that sets the output voltage regulation value. This provides the users the capability to set the output voltage to any value they desire within the 0.8V to 5.0V range of the device.

#### 3.7 Exposed Pad (EP)

The SOT-223 package has an exposed metal pad on the bottom of the package. The exposed metal pad gives the device better thermal characteristics by providing a good thermal path to either the PCB or heatsink to remove heat from the device. The exposed pad of the package is at ground potential.

#### 4.0 DEVICE OVERVIEW

The MCP1824/MCP1824S is a 300 mA output current, Low Dropout (LDO) voltage regulator. The low dropout voltage of 200 mV typical at 300 mA of current makes it ideal for battery-powered applications. The input voltage range is 2.1V to 6.0V. Unlike other high output current LDOs, the MCP1824/MCP1824S only draws a maximum of 220  $\mu A$  of quiescent current. The MCP1824 adds a shutdown control input pin and a power good output pin. The two output voltage options are fixed or adjustable. The adjustable output voltage is set using two external resistors.

#### 4.1 LDO Output Voltage

The MCP1824 LDO is available with either a fixed output voltage or an adjustable output voltage. The output voltage range is 0.8V to 5.0V for either version. The MCP1824S LDO is available as a fixed voltage device.

#### 4.1.1 ADJUST INPUT

The adjustable version of the MCP1824 uses the ADJ pin to get the output voltage feedback for output voltage regulation. This allows the user to set the output voltage of the device with two external resistors. The nominal voltage for ADJ is 0.41V.


Figure 4-1 shows the adjustable version of the MCP1824. Resistors  $R_1$  and  $R_2$  form the resistor divider network necessary to set the output voltage. With this configuration, Equation 4-1 represents the equation for setting  $V_{OLIT}$ .

#### **EQUATION 4-1: CALCULATING VOLUT**

$$V_{OUT} = V_{ADJ} \left( \frac{R_1 + R_2}{R_2} \right)$$

Where:

V<sub>OUT</sub> = LDO Output Voltage V<sub>ADJ</sub> = ADJ Pin Voltage (typically 0.41V)



**FIGURE 4-1:** Typical Adjustable Output Voltage Application Circuit.

The allowable resistance value range for resistor  $R_2$  is from 10 k $\Omega$  to 200 k $\Omega$ . Solving Equation 4-1 for  $R_1$  yields Equation 4-2.

# EQUATION 4-2: CALCULATING ADJ PIN RESISTOR VALUES

$$R_1 = R_2 \left( \frac{V_{OUT}}{V_{ADJ}} - I \right)$$

Where:

V<sub>OUT</sub> = LDO Output Voltage V<sub>ADJ</sub> = ADJ Pin Voltage (typically 0.41V)

# 4.2 Output Current and Current Limiting

The MCP1824/MCP1824S LDO is tested and ensured to supply a minimum of 300 mA of output current. The MCP1824/MCP1824S has no minimum output load, so the output load current can go to 0 mA and the LDO will continue to regulate the output voltage to within tolerance.

The MCP1824/MCP1824S also incorporates an output current limit. If the output voltage falls below 0.7V due to an overload condition (usually represents a shorted load condition), the output current is limited to 720 mA (typical). If the overload condition is a soft overload, the MCP1824/MCP1824S will supply higher load currents of up to 900 mA. The MCP1824/MCP1824S should not be operated in this condition continuously as it may result in failure of the device. However, this does allow for device usage in applications that have higher pulsed load currents having an average output current value of 300 mA or less.

Output overload conditions may also result in an overtemperature shutdown of the device. If the junction temperature rises above 150°C (typical), the LDO will shut down the output voltage. See **Section 4.8 "Overtemperature Protection"** for more information on overtemperature shutdown.

#### 4.3 Output Capacitor

The MCP1824/MCP1824S requires a minimum output capacitance of 1  $\mu$ F for output voltage stability. Ceramic capacitors are recommended because of their size, cost, and environmental robustness qualities.

Aluminum-electrolytic and tantalum capacitors can be used on the LDO output as well. The Equivalent Series Resistance (ESR) of the electrolytic output capacitor must be no greater than 1 ohm. The output capacitor should be located as close to the LDO output as is practical. Ceramic materials X7R and X5R have low temperature coefficients and are well within the acceptable ESR range required. A typical 1  $\mu F$  X7R 0805 capacitor has an ESR of 50 milli-ohms.

Larger LDO output capacitors can be used with the MCP1824/MCP1824S to improve dynamic performance and power supply ripple rejection performance. A maximum of 22  $\mu$ F is recommended. Aluminum-electrolytic capacitors are not recommended for low temperature applications of < -25°C.

#### 4.4 Input Capacitor

Low input source impedance is necessary for the LDO output to operate properly. When operating from batteries, or in applications with long lead length (> 10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of 1.0  $\mu F$  to 4.7  $\mu F$  is recommended for most applications.

For applications that have output step load requirements, the input capacitance of the LDO is very important. The input capacitance provides the LDO with a good local low-impedance source to pull the transient currents from, in order to respond quickly to the output load step. For good step response performance, the input capacitor should be of equivalent (or higher) value than the output capacitor. The capacitor should be placed as close to the input of the LDO as is practical. Larger input capacitors will also help reduce any high-frequency noise on the input and output of the LDO and reduce the effects of any inductance that exists between the input source voltage and the input capacitance of the LDO.

#### 4.5 Power Good Output (PWRGD)

The PWRGD output is used to indicate when the output voltage of the LDO is within 92% (typical value, see **Section 1.0 "Electrical Characteristics"** for Minimum and Maximum specifications) of its nominal regulation value.

As the output voltage of the LDO rises, the PWRGD output will be held low until the output voltage has exceeded the power good threshold plus the hysteresis value. Once this threshold has been exceeded, the power good time delay is started (shown as  $T_{PG}$  in the Electrical Characteristics table). The power good time

delay is fixed at 110 µs (typical). After the time delay period, the PWRGD output will go high, indicating that the output voltage is stable and within regulation limits.

If the output voltage of the LDO falls below the power good threshold, the power good output will transition low. The power good circuitry has a 200  $\mu$ s delay when detecting a falling output voltage, which helps to increase noise immunity of the power good output and avoid false triggering of the power good output during fast output transients. See Figure 4-2 for power good timing characteristics.

When the LDO is put into Shutdown mode using the SHDN input, the power good output is pulled low immediately, indicating that the output voltage will be out of regulation. The timing diagram for the power good output when using the shutdown input is shown in Figure 4-3.

The power good output is an open-drain output that can be pulled up to any voltage that is equal to or less than the LDO input voltage. This output is capable of sinking 1.2 mA minimum (V<sub>PWRGD</sub> < 0.4V maximum).





FIGURE 4-2: Power Good Timing.



**FIGURE 4-3:** Power Good Timing from Shutdown.

#### 4.6 Shutdown Input (SHDN)

The  $\overline{SHDN}$  input is an active-low input signal that turns the LDO on and off. The  $\overline{SHDN}$  threshold is a percentage of the input voltage. The typical value of this shutdown threshold is 30% of  $V_{IN}$ , with minimum and maximum limits over the entire operating temperature range of 45% and 15%, respectively.

The SHDN input will ignore low-going pulses (pulses meant to shut down the LDO) that are up to 400 ns in pulse width. If the shutdown input is pulled low for more than 400 ns, the LDO will enter Shutdown mode. This small bit of filtering helps to reject any system noise spikes on the shutdown input signal.

On the rising edge of the  $\overline{SHDN}$  input, the shutdown circuitry has a 30 µs delay before allowing the LDO output to turn on. This delay helps to reject any false turn-on signals or noise on the  $\overline{SHDN}$  input signal. After the 30 µs delay, the LDO output enters its soft-start period as it rises from 0V to its final regulation value. If the  $\overline{SHDN}$  input signal is pulled low during the 30 µs delay period, the timer will be reset and the delay time will start over again on the next rising edge of the  $\overline{SHDN}$  input. The total time from the  $\overline{SHDN}$  input going high (turn-on) to the LDO output being in regulation is typically 100 µs. See Figure 4-4 for a timing diagram of the  $\overline{SHDN}$  input.




FIGURE 4-4: Diagram.

Shutdown Input Timing

# 4.7 Dropout Voltage and Undervoltage Lockout

Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below the nominal value that was measured with a  $V_R + 0.5V$  differential applied. The MCP1824/ MCP1824S LDO has a very low dropout voltage specification of 210 mV (typical) at 300 mA of output current. See **Section 1.0** "Electrical Characteristics" for maximum dropout voltage specifications.

The MCP1824/MCP1824S LDO operates across an input voltage range of 2.1V to 6.0V and incorporates input Undervoltage Lockout (UVLO) circuitry that keeps the LDO output voltage off until the input voltage reaches a minimum of 2.00V (typical) on the rising edge of the input voltage. As the input voltage falls, the LDO output will remain on until the input voltage level reaches 1.82V (typical).

Since the MCP1824/MCP1824S LDO undervoltage lockout activates at 1.82V as the input voltage is falling, the dropout voltage specification does not apply for output voltages that are less than 1.8V.

For high-current applications, voltage drops across the PCB traces must be taken into account. The trace resistances can cause significant voltage drops between the input voltage source and the LDO. For applications with input voltages near 2.1V, these PCB trace voltage drops can sometimes lower the input voltage enough to trigger a shutdown due to undervoltage lockout.

#### 4.8 Overtemperature Protection

The MCP1824/MCP1824S LDO has temperature sensing circuitry to prevent the junction temperature from exceeding approximately 150°C. If the LDO junction temperature does reach 150°C, the LDO output will be turned off until the junction temperature cools to approximately 140°C, at which point the LDO output will automatically resume normal operation. If the internal power dissipation continues to be excessive, the device will again shut off. The junction temperature of the die is a function of power dissipation, ambient temperature and package thermal resistance. See **Section 5.0 "Application Circuits/Issues"** for more information on LDO power dissipation and junction temperature.

#### 5.0 APPLICATION CIRCUITS/ ISSUES

#### 5.1 Typical Application

The MCP1824/MCP1824S is used for applications that require high LDO output current and a power good output.




FIGURE 5-1: Typical Application Circuit.

#### 5.1.1 APPLICATION CONDITIONS

 $\begin{array}{rcl} \mbox{Package Type} & = & \mbox{SOT-223-5} \\ \mbox{Input Voltage Range} & = & 3.3 \mbox{V} \pm 5\% \\ \mbox{V}_{\mbox{IN}} \mbox{ maximum} & = & 3.465 \mbox{V} \end{array}$ 

 $V_{IN}$  minimum = 3.135V  $V_{DROPOUT (max)}$  = 0.350V  $V_{OUT}$  (typical) = 2.5V

 $I_{OUT} = 300 \text{ mA maximum}$ 

 $P_{DISS}$  (typical) = 0.240W Temperature Rise = 14.88°C

#### 5.2 Power Calculations

#### 5.2.1 POWER DISSIPATION

The internal power dissipation within the MCP1824/MCP1824S is a function of input voltage, output voltage, output current and quiescent current. Equation 5-1 can be used to calculate the internal power dissipation for the LDO.

#### **EQUATION 5-1:**

 $P_{LDO} = (V_{IN(MAX))} - V_{OUT(MIN)}) \times I_{OUT(MAX))}$ 

Where:

P<sub>LDO</sub> = LDO Pass device internal

power dissipation

 $V_{IN(MAX)}$  = Maximum input voltage

V<sub>OUT(MIN)</sub> = LDO minimum output voltage

In addition to the LDO pass element power dissipation, there is power dissipation within the MCP1824/MCP1824S as a result of quiescent or ground current. The power dissipation as a result of the ground current can be calculated using the following equation:

#### **EQUATION 5-2:**

 $P_{I(GND)} = V_{IN(MAX)} \times I_{VIN}$ 

Where:

P<sub>I(GND</sub> = Power dissipation due to the quiescent current of the LDO

 $V_{IN(MAX)}$  = Maximum input voltage

I<sub>VIN</sub> = Current flowing in the V<sub>IN</sub> pin

with no LDO output current (LDO quiescent current)

The total power dissipated within the MCP1824/ MCP1824S is the sum of the power dissipated in the LDO pass device and the  $P(l_{GND})$  term. Because of the CMOS construction, the typical  $l_{GND}$  for the MCP1824/ MCP1824S is 120  $\mu A$ . Operating at a maximum  $V_{IN}$  of 3.465V results in a power dissipation of 0.12 milli-Watts for a 2.5V output. For most applications, this is small compared to the LDO pass device power dissipation and can be neglected.

The maximum continuous operating junction temperature specified for the MCP1824/MCP1824S is +125°C. To estimate the internal junction temperature of the MCP1824/MCP1824S, the total internal power dissipation is multiplied by the thermal resistance from junction to ambient (R $\theta_{JA}$ ) of the device. The thermal resistance from junction to ambient for the SOT-223-5 package is estimated at 62° C/W.

#### **EQUATION 5-3:**

 $T_{J(MAX)} = P_{TOTAL} \times R\theta_{JA} + T_{AMAX}$ 

T<sub>J(MAX)</sub> = Maximum continuous junction temperature

P<sub>TOTAL</sub> = Total device power dissipation

 $R\theta_{JA}$  = Thermal resistance from junction to

ambient

T<sub>AMAX</sub> = Maximum ambient temperature

The maximum power dissipation capability for a package can be calculated given the junction-to-ambient thermal resistance and the maximum ambient temperature for the application. Equation 5-4 can be used to determine the package maximum internal power dissipation.

#### **EQUATION 5-4:**

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{R\theta_{JA}}$$

 $P_{D(MAX)}$  = Maximum device power dissipation

 $T_{J(MAX)}$  = maximum continuous junction

temperature

 $T_{A(MAX)}$  = maximum ambient temperature

 $R\theta_{JA}$  = Thermal resistance from junction-to-

ambient

#### **EQUATION 5-5:**

$$T_{J(RISE)} = P_{D(MAX)} \times R\theta_{JA}$$

T<sub>J(RISE)</sub> = Rise in device junction temperature over the ambient temperature

 $P_{D(MAX)}$  = Maximum device power dissipation

 $R\theta_{JA}$  = Thermal resistance from junction-to-

ambient

#### **EQUATION 5-6:**

$$T_J = T_{J(RISE)} + T_A$$

 $T_{.J}$  = Junction temperature

T<sub>J(RISE)</sub> = Rise in device junction temperature over the ambient temperature

 $T_A$  = Ambient temperature

#### 5.3 Typical Application

Internal power dissipation, junction temperature rise, junction temperature, and maximum power dissipation is calculated in the following example. The power dissipation as a result of ground current is small enough to be neglected.

#### 5.3.1 POWER DISSIPATION EXAMPLE

#### **Package**

Package Type = SOT-223-5

Input Voltage

 $V_{IN} = 3.3V \pm 5\%$ 

#### **LDO Output Voltage and Current**

 $V_{OLIT} = 2.5V$ 

 $I_{OLIT} = 300 \text{ mA}$ 

#### **Maximum Ambient Temperature**

 $T_{A(MAX)} = 60^{\circ}C$ 

#### **Internal Power Dissipation**

 $P_{LDO(MAX)} = (V_{IN(MAX)} - V_{OUT(MIN)}) \times I_{OUT(MAX)}$ 

 $P_{LDO} = ((3.3V \times 1.05) - (2.5V \times 0.975))$ 

x 300 mA

 $P_{LDO} = 0.308 \text{ Watts}$ 

#### 5.3.1.1 Device Junction Temperature Rise

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction-to-ambient for the application. The thermal resistance from junction-to-ambient (R $\theta_{JA}$ ) is derived from EIA/JEDEC standards for measuring thermal resistance. The EIA/JEDEC specification is JESD51. The standard describes the test method and board specifications for measuring the thermal resistance from junction to ambient. The actual thermal resistance for a particular application can vary depending on many factors such as copper area and thickness. Refer to AN792, "A Method to Determine How Much Power a SOT23 Can Dissipate in an Application" (DS00792), for more information regarding this subject.

 $T_{J(RISE)} = P_{TOTAL} \times R\theta_{JA}$ 

 $T_{JRISE} = 0.308 \text{ W x } 62^{\circ} \text{ C/W}$ 

 $T_{\text{JRISF}} = 19.1^{\circ}\text{C}$ 

#### 5.3.1.2 Junction Temperature Estimate

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated below:

$$T_{J} = T_{JRISE} + T_{A(MAX)}$$

$$T_{J} = 19.1^{\circ}C + 60.0^{\circ}C$$

$$T_{J} = 79.1^{\circ}C$$

# 5.3.1.3 Maximum Package Power Dissipation at 60°C Ambient Temperature

#### SOT-223-5 (62°C/W Rθ<sub>JA</sub>):

$$P_{D(MAX)} = (125^{\circ}C - 60^{\circ}C) / 62^{\circ}C/W$$

 $P_{D(MAX)} = 1.048W$ 

#### SOT-23-5 (256°C/Watt $R\theta_{JA}$ ):

$$P_{D(MAX)} = (125^{\circ}C - 60^{\circ}C)/256^{\circ}C/W$$


 $P_{D(MAX)} = 0.254W$ 

From this table, you can see the difference in maximum allowable power dissipation between the SOT-223-5 package and the SOT-23-5 package.

#### 6.0 PACKAGING INFORMATION


#### 6.1 Package Marking Information

#### 3-Lead SOT-223 (MCP1824S)



Part Number	Marking Code
MCP1824ST-0802E/DB	1824S08
MCP1824ST-1202E/DB	1824S12
MCP1824ST-1802E/DB	1824S18
MCP1824ST-2502E/DB	1824S25
MCP1824ST-3002E/DB	1824S30
MCP1824ST-3302E/DB	1824S33
MCP1824ST-5002E/DB	1824S50

#### Example:



**Legend:** XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

#### **Package Marking Information (Continued)**

#### 5-Lead SOT-223 (MCP1824)




Part Number	Marking Code
MCP1824T-0802E/DC	1824082
MCP1824T-1202E/DC	1824122
MCP1824T-1802E/DC	1824182
MCP1824T-2502E/DC	1824252
MCP1824T-3002E/DC	1824302
MCP1824T-3302E/DC	1824332
MCP1824T-5002E/DC	1824502
MCP1824T-ADJE/DC	1824ADJ

# 1824082 EDC0710 **3** 256

Example:

#### 5-Lead SOT-23



Part Number	Marking Code
MCP1824T-0802E/OT	ULNN
MCP1824T-1202E/OT	UMNN
MCP1824T-1802E/OT	UPNN
MCP1824T-2502E/OT	UQNN
MCP1824T-3002E/OT	URNN
MCP1824T-3302E/OT	USNN
MCP1824T-5002E/OT	UTNN
MCP1824T-ADJE/OT	UKNN

#### Example:

