imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





MCP2003B

LIN Transceiver

Features

- The MCP2003B is Compliant with Local Interconnect Network (LIN) Bus Specifications 1.3, 2.0, 2.1, 2.2, SAE J2602, and ISO17987
- Supports Baud Rates up to 20 Kbaud with LIN-Compatible Output Driver
- 60V Load Dump Protected
- Very High Electromagnetic Immunity (EMI) Meets Stringent Original Equipment Manufacturers (OEM) Requirements
- Direct Capacitor Coupling Robustness without Transient Voltage Suppressor (TVS):
 - ±35V on LBUS (SAE J2962-1)
 - ±85V on LBUS (SAE J2962-1)
- High Electrostatic Discharge (ESD) Immunity without TVS:
 - >25 kV on LBUS (SAE J2962-1)
 - >15 kV on VBB (IEC 61000-4-2)
 - >6 kV on LBUS (IEC 61000-4-2)
- Very High Immunity to RF Disturbances Meets Stringent OEM Requirements
- Wide Supply Voltage: 5.5V 30.0V Continuous
- Extended (E) Temperature Range: -40°C to +125°C
- High (H) Temperature Range: -40°C to +150°C
- Interfaces to PIC[®] MCU EUSART and Standard USARTs
- LIN Bus Pin:
 - Internal pull-up resistor and diode
 - Protected against battery shorts
 - Protected against loss of ground
 - High current drive: >40 mA
- Automatic Thermal Shutdown
- Low-Power Mode:
 - Receiver monitoring bus and transmitter off: $(\cong 5 \ \mu A)$



Description

This device provides a bidirectional, half-duplex communication, physical interface to automotive and industrial LIN systems to meet the LIN Bus Specification Revision 2.2, SAE J2602, and ISO 17987. The device is both short-circuit and overtemperature protected by internal circuitry. The device has been specifically designed to operate in the automotive operating environment and will survive all specified transient conditions while meeting all of the stringent quiescent current requirements.

Package Types



MCP2003B

MCP2003B Block Diagram



1.0 DEVICE OVERVIEW

The MCP2003B devices provide a physical interface between a microcontroller and a LIN bus. These devices will translate the CMOS/TTL logic levels to LIN logic level, and vice versa. It is intended for automotive and industrial applications with serial bus speeds up to 20 Kbaud.

LIN Bus Specification Revision 2.2 requires that the transceiver of all nodes in the system is connected via the LIN pin, referenced to ground and with a maximum external termination resistance load of 510Ω from LIN bus to battery supply. The 510Ω corresponds to 1 master and 15 slave nodes.

The VREN pin can be used to drive the logic input of an external voltage regulator. This pin is high in all modes except for Power-Down mode.

1.1 External Protection

1.1.1 REVERSE BATTERY PROTECTION

An external reverse-battery-blocking diode should be used to provide polarity protection (see Example 1-1).

1.1.2 TRANSIENT VOLTAGE PROTECTION (LOAD DUMP)

An external 60V transient suppressor (TVS) diode, between VBB and ground, with a 50Ω transient protection resistor (RTP) in series with the battery supply and the VBB pin serve to protect the device from power transients (see Example 1-1) and ESD events. While this protection is optional, it is considered good engineering practice.

1.2 Internal Protection

1.2.1 ESD PROTECTION

For component-level ESD ratings, please refer to the maximum operation specifications.

1.2.2 GROUND LOSS PROTECTION

The LIN Bus specification states that the LIN pin must transition to the recessive state when ground is disconnected. Therefore, a loss of ground effectively forces the LIN line to a high-impedance level.

1.2.3 THERMAL PROTECTION

The thermal protection circuit monitors the die temperature and is able to shut down the LIN transmitter.

There are two causes for a thermal overload. A thermal shutdown can be triggered by either, or both, of the following thermal overload conditions.

- · LIN bus output overload
- Increase in die temperature due to increase in environment temperature

Driving the TxD and checking the RxD pin makes it possible to determine whether there is a bus contention (Rx = low, Tx = high) or a thermal overload condition (Rx = high, Tx = low). After a thermal overload event, the device will automatically recover once the die temperature has fallen below the recovery temperature threshold (see Figure 1-1).

FIGURE 1-1:

THERMAL SHUTDOWN STATE DIAGRAM



1.3 Modes of Operation

For an overview of all operational modes, refer to Table 1-1.

1.3.1 POWER-DOWN MODE

In Power-Down mode, everything is off except the wake-up section. The internal 30 k Ω pull-up resistor switch is open, which enables the high ohmic pull-up resistor (900 k Ω typical). This is the lowest power mode. The receiver is off, thus its output is open-drain.

On CS going to a high level or a falling edge on WAKE, the device will enter Ready mode as soon as internal voltage stabilizes. Refer to **Section 2.4** "**AC Specifications**" for further information. In addition, LIN bus activity will change the device from Power-Down mode to Ready mode; The MCP2003B wakes up on a rising edge on LBUS preceded by a low level lasting at least 70 µs typically. See Figure 1-2 about remote wake-up. If CS is held high as the device transitions from Power-Down to Ready mode, the device will transition to either Operation or Transmitter Off mode, depending on TxD input, as soon as internal voltages stabilize.

1.3.2 READY MODE

Transitioning from POR into Ready mode is achieved when $V_{BB} > V_{BBUV_RISE}$. Upon entering Ready mode, VREN is enabled and the receiver detect circuit is powered-up. The transmitter remains disabled and the device is ready to receive data but not to transmit.

Upon VBB supply pin power-on, the device will remain in Ready mode as long as CS is low. When CS transitions high, the device will either enter Operation mode if the TxD pin is held high, or the device will enter Transmitter Off mode if the TxD pin is held low.

1.3.3 OPERATION MODE

In this mode, all internal modules are operational. Note that the part cannot transmit if the pull-up resistance is missing on Rx pin. See **Section 1.5.1.1 "RxD Monitoring"** for details.

The device will go into Power-Down mode on the falling edge of CS and the TxD pin is held high. The device will enter Transmitter Off mode in the event of a Fault condition such as thermal overload, bus contention or TxD timer expiration.

The VBB to LBUS ~30 k Ω pull-up resistor (RSLAVE) is connected only in Operation mode.

1.3.4 TRANSMITTER OFF MODE

Transmitter Off mode is reached whenever the transmitter is disabled due to a Fault condition. Fault conditions include thermal overload, bus contention, RxD monitoring and TxD timer expiration.

The device will go into Power-Down mode on the falling edge of CS, or return to Operation mode if all faults are resolved.



TABLE 1-1:	OVERVIEW	OF OPERATIONAL	MODES

State	Transmitter	Receiver	VREN	Operation	Comments
POR	OFF	OFF	OFF	Check CS: if low, then proceed to Ready mode; If high, transition to either TOFF or Operation mode, depending on TxD.	$V_{BB} > V_{BB}(MIN)$ and Internal Supply stable. High ohmic pull-up resistor enabled (900 k Ω typical).
Ready	OFF	ON	ON	On CS high level, proceed to Operation or TOFF mode.	Bus Off state. High ohmic pull-up resistor enabled (900 k Ω typical).
Operation	ON	ON	ON	On CS low level, proceed to Power-Down. On a fault condition, proceed to TOFF mode.	Normal Operation mode. RxD has to be at a high level (>2.5V typical) while LBUS is recessive.
Power-Down	OFF	Activity Detect	OFF	On CS high level, proceed to Ready mode then proceed to either Operation or TOFF mode. Falling edge on WAKE will put the device into Ready mode. Rising edge on LIN bus will put the device into Ready mode.	Low-Power mode. High ohmic pull-up resistor enabled (900 kΩ typical).
Transmitter Off	OFF	ON	ON	On CS low level, proceed to Power-Down mode; On TxD high and no fault condition, proceed to Operation mode.	High ohmic pull-up resistor enabled (900k Ω typical).

© 2015-2016 Microchip Technology Inc.

MCP2003B

1.4 Typical Applications



EXAMPLE 1-1: TYPICAL MCP2003B APPLICATION

- **Note 1:** For applications with current requirements of less than 20 mA, the connection to VBAT can be deleted, and voltage to the regulator supplied directly from the VREN pin.
 - 2: Required for transmission.
 - **3:** A Transient Voltage Suppressor on the LIN Bus is not required to sustain SAE J2962-1 ESD and Direct Capacitor Coupling tests.





1.5 Pin Descriptions

TABLE 1-2: PINOUT DESCRIPTIONS

Pin Name	8-Lead SOIC	2x3 DFN	3x3 DFN	Normal Operation
Rxd	1	1	1	Receive Data Output (OD), HV tolerant
CS	2	2	2	Chip Select (TTL), HV tolerant
WAKE	3	3	3	Wake-up, HV tolerant
Txd	4	4	4	Transmit Data Input (TTL), HV tolerant
Vss	5	5	5	Ground
LBUS	6	6	6	LIN Bus (bidirectional)
VBB	7	7	7	Battery Positive
VREN	8	8	8	Voltage Regulator Enable Output
EP	_	9	9	Exposed Thermal Pad. Do not electrically connect or connect to Vss.

Legend: TTL = TTL Input Buffer; OD = Open-Drain Output

1.5.1 RECEIVE DATA OUTPUT (RxD)

The Receive Data Output pin is an open-drain (OD) output and follows the state of the LIN pin, except in Power-Down mode.

1.5.1.1 RxD Monitoring

The RxD pin is internally monitored. It has to be at a high level (> 2.5V typical) while LBUS is recessive in Operation mode. Otherwise, an internal fault will be created and the device will transition to Transmitter Off mode.

Note:	A voltage regulator sensing circuit is
	connected to RxD. This sensing circuit
	internally monitors the RXD pin when
	LBUS is recessive (RXD = 1). It will not
	allow the device to switch (or stay) in
	Operation Mode if the RXD pin is left
	open. The RXD pin must be connected to
	a valid supply through a pull-up resistor as
	RXD is an open drain pin.

1.5.2 CHIP SELECT (CS)

This is the Chip Select Input pin. An internal pull-down resistor will keep the CS pin low. This is done to ensure that no disruptive data will be present on the bus while the microcontroller is executing a Power-on Reset and an I/O initialization sequence. The pin must detect a high level to activate the transmitter. An internal Low-Pass filter, with a typical time constant of 10 μ s, prevents unwanted wake-up (or transition to Power-Down mode) on glitches.

If CS = 0 when the VBB supply is turned on, the device goes to Ready mode as soon as internal voltages stabilize, and stays there as long as the CS pin is held low (0). In Ready mode, the receiver is on and the LIN transmitter driver is off. If CS = 1 when the VBB supply is turned on, the device will proceed to Operation mode, or TXOFF (refer to Figure 1-2), as soon as internal voltages stabilize.

This pin may also be used as a local wake-up input (refer to Example 1-1). In this implementation, the microcontroller I/O controlling the CS should be converted to a high-impedance input allowing the internal pull-down resistor to keep CS low. An external switch, or other source, can then wake-up both the transceiver and the microcontroller (if powered). Refer to Section 1.3 "Modes of Operation", for detailed operation of CS.

Note:	It is not recommended to tie CS high, as						
	this can result in the device entering						
	Operation mode before the						
	microcontroller is initialized and may						
	result in unintentional LIN traffic. The CS						
	pin is internally pulled down to ground with						
	190 k Ω when CS is less than VIL, and						
	$2 M\Omega$ when CS is greater than VIH. The						
	current on CS is limited to about 2 µA						
	when CS is greater than VIH.						

1.5.3 WAKE-UP INPUT (WAKE)

The \overline{WAKE} pin has an internal 800 k Ω pull-up to VBB. A falling edge on the \overline{WAKE} pin causes the device to wake from Power-Down mode. Upon waking, the MCP2003B will enter Ready mode.

1.5.4 TRANSMIT DATA INPUT (TxD)

The Transmit Data Input pin has an internal pull-up. The LIN pin is low (dominant) when TxD is low, and high (recessive) when TxD is high.

For extra bus security, TxD is internally forced to '1' whenever the transmitter is disabled, regardless of external TxD voltage.

1.5.4.1 TxD Dominant Timeout

If TxD is driven low for longer than approximately 25 ms, the LBUS pin is switched to Recessive mode and the part enters TOFF Mode. This is to prevent the LIN node from permanently driving the LIN BUS dominant. The transmitter is reenabled on TxD rising edge.

1.5.5 GROUND (Vss)

This is the Ground pin.

1.5.6 LIN BUS (LBUS)

The bidirectional LIN Bus pin (LBUS) is controlled by the TxD input. LBUS has a current limited open collector output. To reduce EMI, the edges during the signal changes are slope controlled and include corner rounding control for both falling and rising edges.

The internal LIN receiver observes the activities on the LIN bus, and matches the output signal RxD to follow the state of the LBUS pin.

1.5.6.1 Bus Dominant Timer

The Bus Dominant Timer is an internal timer that deactivates the LBUS transmitter after approximately 25 ms of dominant state on the LBUS pin. The timer is reset on any recessive LBUS state.

The LIN bus transmitter will be reenabled after a recessive state on the LBUS pin as long as CS is high. Disabling can be caused by the LIN bus being externally held dominant, or by TXD being driven low.

1.5.7 BATTERY (VBB)

This is the Battery Positive Supply Voltage pin.

1.5.8 VOLTAGE REGULATOR ENABLE OUTPUT (VREN)

This is the External Voltage Regulator Enable pin. Open-drain output is pulled high to VBB in all modes except Power-Down.

1.5.9 EXPOSED THERMAL PAD (EP)

Do not electrically connect, or connect to Vss.

2.0 ELECTRICAL CHARACTERISTICS

2.1 Absolute Maximum Ratings†

VIN DC Voltage on RxD, TxD, CS	-0.3 to +50V
VIN DC Voltage on WAKE and VREN	0.3 to +Vвв
VBB Battery Voltage, continuous, non-operating ⁽¹⁾	0.3 to +50V
VBB Battery Voltage, non-operating (LIN bus recessive) ⁽²⁾	0.3 to +60V
VBB Battery Voltage, transient ISO 7637 Test 1	200V
VBB Battery Voltage, transient ISO 7637 Test 2a	+150V
VBB Battery Voltage, transient ISO 7637 Test 3a	300V
VBB Battery Voltage, transient ISO 7637 Test 3b	+200V
VLBUS Bus Voltage, continuous	18 to +50V
VLBUS Bus Voltage, transient ⁽³⁾	27 to +60V
VLBUS Bus Voltage, Direct Capacitor Coupling without TVS (SAE J2962-1)	±35V and ±85V
VLBUS Bus Voltage, Direct Capacitor Coupling without TVS (SAE J2962-1)	±35V and ±85V
VLBUS Bus Voltage, Direct Capacitor Coupling without TVS (SAE J2962-1) ILBUS Bus Short-Circuit Current Limit ESD protection on LIN, without TVS (SAE J2962-1)	±35V and ±85V
VLBUS Bus Voltage, Direct Capacitor Coupling without TVS (SAE J2962-1) ILBUS Bus Short-Circuit Current Limit ESD protection on LIN, without TVS (SAE J2962-1) ESD protection on LIN, VBB, WAKE (IEC 61000-4-2) ⁽⁴⁾	
VLBUS Bus Voltage, Direct Capacitor Coupling without TVS (SAE J2962-1) ILBUS Bus Short-Circuit Current Limit ESD protection on LIN, without TVS (SAE J2962-1) ESD protection on LIN, VBB, WAKE (IEC 61000-4-2) ⁽⁴⁾ ESD protection on LIN, VBB, WAKE, CS (Human Body Model) ⁽⁵⁾	±35V and ±85V
VLBUS Bus Voltage, Direct Capacitor Coupling without TVS (SAE J2962-1) ILBUS Bus Short-Circuit Current Limit ESD protection on LIN, without TVS (SAE J2962-1) ESD protection on LIN, VBB, WAKE (IEC 61000-4-2) ⁽⁴⁾ ESD protection on LIN, VBB, WAKE, CS (Human Body Model) ⁽⁵⁾ ESD protection on all other pins (Human Body Model) ⁽⁵⁾	
VLBUS Bus Voltage, Direct Capacitor Coupling without TVS (SAE J2962-1) ILBUS Bus Short-Circuit Current Limit ESD protection on LIN, without TVS (SAE J2962-1) ESD protection on LIN, VBB, WAKE (IEC 61000-4-2) ⁽⁴⁾ ESD protection on LIN, VBB, WAKE, CS (Human Body Model) ⁽⁵⁾ ESD protection on all other pins (Human Body Model) ⁽⁵⁾ ESD protection on all pins (Charge Device Model) ⁽⁶⁾	±35V and ±85V
VLBUS Bus Voltage, Direct Capacitor Coupling without TVS (SAE J2962-1) ILBUS Bus Short-Circuit Current Limit ESD protection on LIN, without TVS (SAE J2962-1) ESD protection on LIN, VBB, WAKE (IEC 61000-4-2) ⁽⁴⁾ ESD protection on LIN, VBB, WAKE, CS (Human Body Model) ⁽⁵⁾ ESD protection on all other pins (Human Body Model) ⁽⁵⁾ ESD protection on all pins (Charge Device Model) ⁽⁶⁾ ESD protection on all pins (Machine Model) ⁽⁷⁾	±35V and ±85V 200 mA ±25 kV ±6 kV ±8 kV ±4 kV ±2 kV ±2 kV ±400V
VLBUS Bus Voltage, Direct Capacitor Coupling without TVS (SAE J2962-1) ILBUS Bus Short-Circuit Current Limit ESD protection on LIN, without TVS (SAE J2962-1) ESD protection on LIN, VBB, WAKE (IEC 61000-4-2) ⁽⁴⁾ ESD protection on LIN, VBB, WAKE, CS (Human Body Model) ⁽⁵⁾ ESD protection on all other pins (Human Body Model) ⁽⁵⁾ ESD protection on all pins (Charge Device Model) ⁽⁶⁾ ESD protection on all pins (Machine Model) ⁽⁷⁾ Maximum Junction Temperature	±35V and ±85V

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device, at those or any other conditions above those indicated in the operational listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: LIN 2.x compliant specification.

- 2: SAE J2602 compliant specification.
- **3:** ISO 7637/1 load dump compliant (t < 500 ms).
- **4:** According to IEC 61000-4-2, 330Ω, 150 pF and Transceiver EMC Test Specifications [2] to [4]. For WAKE pin to meet the specification, series resistor must be in place (refer to Example 1-2).
- 5: According to AEC-Q100-002/JESD22-A114.
- 6: According to AEC-Q100-011B.
- 7: According to AEC-Q100-003/JESD22-A115.

2.2 Nomenclature Used in This Document

Some terms and names used in this data sheet deviate from those referred to in the LIN specifications. Equivalent values are shown in Table 2-1.

LIN specifications Name	Term used in the following tables	Definition
VBAT	not used	ECU operating voltage
Vsup	Vвв	Supply voltage at device pin
IBUS_LIM	Isc	Current Limit of driver
VBUSREC	VIH(LBUS)	Recessive state
VBUSDOM	VIL(LBUS)	Dominant state

TABLE 2-1: EQUIVALENT VALUES

2.3 DC Specifications

DC Specifications	Electrical Characteristics: Unless otherwise indicated, all limits are specified for $V_{BB} = 5.5V$ to $30.0V$ Extended (E): TA = -40°C to +125°C High (H): TA = -40°C to +150°C							
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions		
Power								
VBB Quiescent Operating Current	IBBQ	—	65	150	μA	Operating Mode, bus recessive		
		—	—	160	μA	V _{BB} > 18V		
VBB Transmitter-off Current	Іввто	_	60	120	μA	Transmitter off, bus recessive		
		—	—	130	μA	V _{BB} > 18V		
VBB Power-Down Current	IBBPD	_	6	15	μA			
		_	—	20	μA	V _{BB} > 18V		
		_	14	20	μA	LIN bus shorted to GND VLIN = 0V, V _{BB} < 12V		
VBB Current with Vss Floating	IBBNOGND	-1	_	1	mA	VBB = 12V, GND to VBB, VLIN = 0-27V		
VBB Undervoltage Threshold (switching from Operation mode to TOFF and VREN OFF)	VBBUV_FALL	3.8	4	4.4	V	VBB falling (Note 3)		
VBB Undervoltage Recovery Threshold (switching from POR to Ready mode)	VBBUV_RISE	5.5	5.6	6.0	V	VBB rising (Note 3)		
Microcontroller Interface								
High-Level Input Voltage (TxD)	Vih	2.0	—	30	V			
Low-Level Input Voltage (TxD)	VIL	-0.3	_	0.8	V			
High-Level Input Current (TxD)	Ін	-5	—	—	μA	Input voltage = 4.0V		

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , Tx = 0.4 VREG, VLBUS = VBB).

2: Node has to sustain the current that can flow under this condition; bus must be operational under this condition.

3: Characterized; not 100% tested.

2.3 DC Specifications (Continued)

DC Specifications	Electrical Characteristics: Unless otherwise indicated, all limits are specified for V _{BB} = 5.5V to 30.0V Extended (E): TA = -40°C to +125°C High (H): TA = -40°C to +150°C							
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions		
Low-Level Input Current (TxD)	lι∟	-12	_	_	μA	Input voltage = 0.5V		
High-Level Voltage (VREN)	VHVREN	-0.3	_	VBB + 0.3	V			
High-Level Output Current	IHVREN	-40	_	-5	mA	Output voltage = VBB - 0.5V		
(VREN)		-120	_	-20		Output voltage = VBB - 2.0V		
High-Level Input Voltage (CS)	Vін	2.0		30	V	Through a current limiting resistor		
Low-Level Input Voltage (CS)	VIL	-0.3		0.8	V			
High-Level Input Current (CS)	Іін	—	_	10.0	μA	Input voltage = 4.0V		
Low-Level Input Current (CS)	lι∟	—	_	7.0	μA	Input voltage = 0.5V		
Low-Level Input Voltage (WAKE)	VIL	VBB - 4.0V		—	V			
High-Level Input Current	I _{IH}	-12	_	_	μA			
(WAKE)		-15		_	μA	V _{BB} > 18V		
Low-Level Input Current	۱ _{IL}	-30	—	—	μA			
(WAKE)		-45	_		μA	V _{BB} > 18V		
Low-Level Output Voltage (RxD)	Vol	_	_	0.4	V	IIN = 2 mA		
Input Threshold Level (RxD)	Vth(rxd)		2.5	_	V	RxD > VTH; LBUS recessive in Operating mode		
High-Level Output Current (RxD)	Іон	-1	_	-1	μA	VLIN = VBB, VRXD = 5.5V		
Bus Interface								
High-Level Input Voltage	VIH(LBUS)	0.6 VBB	_	—	V	Recessive state		
Low-Level Input Voltage	VIL(LBUS)	-8	—	0.4 Vbb	V	Dominant state		
Input Hysteresis	VHYS	_	—	0.175 Vвв	V	VIH(LBUS) - VIL(LBUS)		
Low-Level Output Current	IOL(LBUS)	40	_	200	mA	Output voltage = 0.2 VBB, VBB = 12V		
		16.5	_	—	mA	Output voltage = 0.2 VBB, VBB = 18V		
High-Level Output Current	IOH(LBUS)	_	_	20	μA			
Short-Circuit Current Limit	Isc	50	_	200	mA	(Note 1)		
High-Level Output Voltage	Voh(LBUS)	0.8 VBB		VBB	V			
Driver Dominant Voltage	V_LOSUP	_	_	1.2	V	RLOAD = 500Ω		
Input Leakage Current (at the receiver during dominant bus level)	IBUS_PAS_DO M	-1	-0.4	_	mA	Driver off, VBUS = 0V, VBB = 12V		

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω, TX = 0.4 VREG, VLBUS = VBB).

2: Node has to sustain the current that can flow under this condition; bus must be operational under this condition.

3: Characterized; not 100% tested.

2.3 DC Specifications (Continued)

DC Specifications	Electrical Characteristics: Unless otherwise indicated, all limits are specified for VBB = 5.5V to 30.0V Extended (E): TA = -40°C to +125°C High (H): TA = -40°C to +150°C										
Parameter	Sym.	Sym. Min. Typ. Max. Units Conditions									
Input Leakage Current (at the receiver during recessive bus level)	IBUS_PAS_REC	_	12	20	μA	Driver off, 8V < VBB < 18V 8V < VBUS < 18V VBUS ≥ VBB					
Leakage Current (disconnected from ground)	IBUS_NO_GND	-10	1.0	+10	μA	GNDDEVICE = VBB, 0V < VBUS < 18V, VBB = 12V					
Leakage Current (disconnected from VBB)	IBUS_NO_VBB	_	_	10	μA	VBB = GND, 0 < VBUS < 18V, (Note 2)					
Receiver Center Voltage	VBUS_CNT	0.475 VBB	0.5 Vвв	0.525 VBB	V	Vbus_cnt = (Vil (Lbus) + Vih (Lbus))/2					
Slave Termination	RSLAVE	20	30	60	kΩ						
Capacitance of Slave Node	CSLAVE	_		100	pF	(Note 3)					

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , Tx = 0.4 VREG, VLBUS = VBB).

2: Node has to sustain the current that can flow under this condition; bus must be operational under this condition.

3: Characterized; not 100% tested.

2.4 AC Specifications

AC Characteristics	Electrical Characteristics: Unless otherwise indicated, all limits are specified for VBB = 5.5V to 27.0V Extended (E): TA = -40°C to +125°C High (H): TA = -40°C to +150°C						
Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions	
Bus Interface – Constant Slop	e Time Para	meters	;				
Slope Rising and Falling Edges	t SLOPE	3.5	—	22.5	μs	7.3V ≤ VBB ≤ 18V	
Propagation Delay of Transmitter	t TRANSPD	-	—	4.0	μs	tTRANSPD = max (tTRANSPDR or tTRANSPDF)	
Propagation Delay of Receiver	trecpd	_	—	6.0	μs	tRECPD = max (tRECPDR or tRECPDF)	
Symmetry of Propagation Delay of Receiver Rising Edge w.r.t. Falling Edge	t RECSYM	-2.0	—	2.0	μs	tRECSYM = max (tRECPDF - tRECPDR) RRXD 2.4 Ω to VCC, CRXD 20 pF	
Symmetry of Propagation Delay of Transmitter Rising Edge w.r.t. Falling Edge	ttranssym	-2.0	_	2.0	μs	ttranssym = max (ttranspdf - ttranspdr)	
Duty Cycle 1 @20.0 kbit/sec		0.396	_	_	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.744 × VBB, THDOM(MAX) = 0.581 × VBB, VBB =7.0V - 18V; tBIT = 50 µS D1 = tBUS_REC(MIN)/2 × tBIT)	
Duty Cycle 2 @20.0 kbit/sec		_	_	0.581	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.284 × VBB, THDOM(MAX) = 0.422 × VBB, VBB =7.6V - 18V; tBIT = 50 µS D2 = tBUS_REC(MAX)/2 × tBIT)	
Duty Cycle 3 @10.4 kbit/sec		0.417	_	_	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.778 × VBB, THDOM(MAX) = 0.616 × VBB, VBB =7.0V – 18V; tBIT = 96 µS D3 = tBUS_REC(MIN)/2 × tBIT)	
Duty Cycle 4 @10.4 kbit/sec		_	_	0.590	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(max) = 0.251 × VBB, THDOM(MAX) = 0.389 × VBB, VBB =7.6V – 18V; tBIT = 96 µS D4 = tBUS_REC(MAX)/2 × tBIT)	
Wake-up Timing							
Bus Activity Debounce time	tBDB	30	70	125	μs		
Bus Activity to VREN on	t BACTVE	10	60	110	μs		
WAKE to VREN on	t WAKE	_	_	150	μs		
Chip Select to VREN on	tCSOR			150	μs	VREN floating	
Chip Select to VREN off	tCSPD	—	_	200	μs	VREN floating	

2.5 Thermal Specifications

Parameter	Symbol	Тур.	Max.	Units	Test Conditions
Recovery Temperature	θRECOVERY	+160		°C	
Shutdown Temperature	θSHUTDOWN	+180	_	°C	
Short-Circuit Recovery Time	t THERM	1.5	5.0	ms	
Thermal Package Resistances	· · · · · · · · · · · · · · · · · · ·				
Thermal Resistance, 2x3 8L-DFN	θJA	75	—	°C/W	
Thermal Resistance, 3x3 8L-DFN	θJA	56.7	_	°C/W	
Thermal Resistance, 8L-SOIC	θJA	149.5	_	°C/W	

Note 1: The maximum power dissipation is a function of TJMAX, θJA and ambient temperature T_A. The maximum allowable power dissipation at an ambient temperature is PD = (TJMAX - TA) θJA. If this dissipation is exceeded, the die temperature will rise above 150°C and the device will go into thermal shutdown.

2.6 Typical Performance Curves

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, VBB = 5.5V to 18.0V, Extended (E): TA = -40° C to $+125^{\circ}$ C and High (H): TA = -40° C to $+150^{\circ}$ C.



FIGURE 2-1: Typical IBBQ.



FIGURE 2-2: Typical IBBPD.



FIGURE 2-3:



MCP2003B

2.7 Timing Diagrams and Specifications













3.0 PACKAGING INFORMATION

3.1 Package Marking Information



Device	Code
MCP2003B-E/MC	ADP
MCP2003BT-E/MC	ADP
MCP2003B-H/MC	ADR
MCP2003BT-H/MC	ADR



8-Lead DFN (3x3)			Examples:					
ΧΧΧΧΙ	Device	Code	DAEC					
	MCP2003B-E/MF	DAEC	1613					
	MCP2003BT-E/MF	DAEC	256					
NININI	MCP2003B-H/MF	DAEE						
	MCP2003BT-H/MF	DAEE						
~~ ~~ ~~ ~								
* PIN 1			* PIN 1					
8-Lead SOIC (150 mil)			Examples:					
XXXXXXXXX			MCP2003B SNe31613					
Legend: XXX Customer-specific information								
YY Year code (last 2 digits of calendar year)								
WW Wee	k code (week of Janua	ry 1 is week	'01')					
NNN Alph	NNN Alphanumeric traceability code							
* This package is Pb-free. The Pb-free JEDEC designator (e3)								
can be found on the outer packaging for this package.								

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.30	_	1.55	
Exposed Pad Width	E2	1.50	-	1.75	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123C

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Contact Pitch E		0.50 BSC			
Optional Center Pad Width	W2			1.45	
Optional Center Pad Length	T2			1.75	
Contact Pad Spacing	C1		2.90		
Contact Pad Width (X8)	X1			0.30	
Contact Pad Length (X8)	Y1			0.75	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2123B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	3.00 BSC			
Exposed Pad Width	E2	1.34 - 1.60			
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.60	-	2.40	
Contact Width	b	0.25	0.30	0.35	
Contact Length	L	0.20	0.30	0.55	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2	2.40		
Optional Center Pad Length	T2			1.55
Contact Pad Spacing	C1		3.10	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.65
Distance Between Pads	G	0.30		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B



8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	А	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25 - 0.50			
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	с	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A