imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





MCP2025

LIN Transceiver with Voltage Regulator

Features:

- Compliant with LIN Bus Specifications Version 1.3, 2.1 and with SAE J2602-2
- · Supports Baud Rates up to 20 kBaud
- · 43V Load Dump Protected
- Maximum Continuous Input Voltage: 30V
- Wide LIN-Compliant Supply Voltage: 6.0-18.0V
- Extended Temperature Range: -40°C to +125°C
- Interface to PIC[®] EUSART and Standard USARTs
- · Wake-Up on LIN Bus Activity or Local Wake Input
- · Local Interconnect Network (LIN) Bus Pin:
 - Internal Pull-Up Termination Resistor and Diode for Slave Node
 - Protected Against VBAT Shorts
 - Protected Against Loss of Ground
- High-Current Drive
- TxD and LIN Bus Dominant Time-Out Function
- Two Low-Power Modes:
 - Transmitter Off: 90 µA (typical)
 - Power Down: 4.5 µA (typical)
- MCP2025 On-Chip Voltage Regulator:
 - Output Voltage of 5.0V or 3.3V at 70 mA Capability with Tolerances of ±3% Over the Temperature Range
 - Internal Short-Circuit Current Limit
 - External Components Limited to Filter Capacitor and Load Capacitor
- · Automatic Thermal Shutdown
- High Electromagnetic Immunity (EMI), Low Electromagnetic Emission (EME)
- Robust ESD Performance: ±15 kV for LBUS and VBB Pin (IEC61000-4-2)
- Transient Protection for LBUS and VBB pins in Automotive Environment (ISO7637)
- Meets Stringent Automotive Design Requirements, including "OEM Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications", Version 1.3, May 2012
- Multiple Package Options, Including Small 4x4 mm DFN Package


Description:

The MCP2025 provides a bidirectional, half-duplex communication physical interface to meet the LIN bus specification Revision 2.1 and SAE J2602-2. The device incorporates a voltage regulator with 5V or 3.3V at 70 mA regulated power supply output. The device has been designed to meet the stringent quiescent current requirements of the automotive industry, and will survive +43V load dump transients and double battery jumps.

The MCP2025 family members include:

- MCP2025-500, 8-pin, LIN driver with 5.0V regulator
- MCP2025-330, 8-pin, LIN driver with 3.3V regulator


Package Types





MCP2025

MCP2025 Block Diagram



1.0 DEVICE OVERVIEW


The MCP2025 provides a physical interface between a microcontroller and a LIN half-duplex bus. It is intended for automotive and industrial applications with serial bus baud rates up to 20 kBaud. This device will translate the CMOS/TTL logic levels to LIN logic levels, and vice versa.

The device offers optimum EMI and ESD performance and it can withstand high voltage on the LIN bus. The device supports two low-power modes to meet automotive industry power consumption requirements. The MCP2025 also provides a +5V or 3.3V regulated power output at 70 mA.

FIGURE 1-1: STATE DIAGRAM

1.1 Modes of Operation

The MCP2025 works in five modes: Power-On Reset, Power-Down, Ready, Operation and Transmitter Off. For an overview of all operational modes, please refer to Table 1-1. For the operational mode transition, please refer to Figure 1-1.



1.1.1 POWER-ON RESET MODE

Upon application of VBB, or whenever the voltage on VBB is below the threshold of regulator turn-off voltage VOFF (typically 4.50V), the device enters Power-On Reset (POR) mode. During this mode, the device maintains the digital section in a Reset mode and waits until the voltage on the VBB pin rises above the threshold of regulator turn-on voltage VON (typically 5.75V) to enter Ready mode. In Power-On Reset mode, the LIN physical layer and voltage regulator are disabled and the RESET pin is switched to ground.

1.1.2 READY MODE

The device enters Ready mode from POR mode after the voltage on VBB rises above the threshold of regulator turn-on voltage VoN, or from Power-Down mode when a remote or local wake-up event happens.

Upon entering Ready mode, the voltage regulator and the receiver section of the transceiver are powered-up. The transmitter remains in an off state. The device is ready to receive data, but not to transmit. In order to minimize the power consumption, the regulator operates in a reduced-power mode. It has a lower GBW product and it is thus slower. However, the 70 mA drive capability is unchanged.

The device stays in Ready mode until the output of the voltage regulator has stabilized and the CS/LWAKE pin is high ('1').

1.1.3 OPERATION MODE

If the CS/LWAKE pin changes to high while VREG is OK (VREG > 0.8*VREG_NOM) and the TXD pin is high, the part enters Operation mode from either Ready or Transmitter Off mode.

In this mode, all internal modules are operational. The internal pull-up resistor between LBUS and VBB is connected only in this mode.

The device goes into Transmitter Off mode at the falling edge on the CS/LWAKE pin or when a fault is detected.

Note:	The TxD pin needs to be set high before							
	setting the CS/LWAKE pin to low in order							
	to jump and stay in Transmitter Off mode.							
	If the TxD pin is set or maintained low							
	before setting the CS/LWAKE pin to low,							
	the part will transition to Transmitter Off							
	mode and then jump to Power-Down							
	mode after a deglitch delay of about							
	20 µs.							

1.1.4 TRANSMITTER OFF MODE

If VREG is OK (VREG > 0.8*VREG_NOM), the Transmitter Off mode can be reached from Ready mode by setting CS/LWAKE to high when the TxD pin is low, or from Operation mode by pulling down CS/LWAKE to low.

In Transmitter Off mode, the receiver is enabled but the LBUS transmitter is off. It is a lower-power mode.

In order to minimize power consumption, the regulator operates in a reduced-power mode. It has a lower GBW product and it is thus slower. However, the 70 mA drive capability is unchanged.

The transmitter is also turned off whenever the voltage regulator is unstable or recovering from a fault. This prevents unwanted disruption on the bus during times of uncertain operation.

1.1.5 POWER-DOWN MODE

Power-Down mode is entered by pulling down both the CS/LWAKE pin and the TxD pin to low from Transmitter Off mode. In Power-Down mode, the transceiver and the voltage regulator are both off. Only the bus wake-up section and the CS/LWAKE pin wake-up circuits are in operation. This is the lowest-power mode.

If any bus activity (e.g., a Break character) occurs or CS/LWAKE is set to high during Power-Down mode, the device will immediately enter Ready mode and enable the voltage regulator. Then, once the regulator output has stabilized (approximately 0.3 ms to 1.2 ms), it can go into either Operation mode or Transmitter Off mode. Refer to Section 1.1.6 "Remote Wake-Up" for more details.

1.1.6 REMOTE WAKE-UP

The Remote Wake-Up sub-module observes the LBUS in order to detect bus activity. In Power-Down mode, the normal LIN recessive/dominant threshold is disabled and the LIN bus wake-up voltage threshold VWK(LBUS) is used to detect bus activities. Bus activity is detected when the voltage on the LBUS falls below the LIN bus wake-up voltage threshold VWK(LBUS) (approximately 3.4V) for at least tBDB (a typical duration of 80 μ s) followed by a rising edge. Such a condition causes the device to leave Power-Down mode.

State	Transmitter	Receiver	Internal Wake Module	Voltage Regulator	Operation	Comments
POR	OFF	OFF	OFF	OFF	Proceed to Ready mode after VBB > VON.	—
Ready	OFF	ON	OFF	ON	If CS/LWAKE is high, then proceed to Operation or Transmitter Off mode.	Bus Off state
Operation	ON	ON	OFF	ON	If CS/LWAKE is low, then proceed to Transmitter Off mode.	Normal Operation mode
Power-Down	OFF	OFF	ON Activity Detect	OFF	On LIN bus rising edge or CS/LWAKE high level, go to Ready mode.	Lowest- Power mode
Transmitter Off	OFF	ON	OFF	ON	If TxD and CS/LWAKE are low, then proceed to Power-Down mode. If TxD and CS/LWAKE are high, then proceed to Operation mode.	Bus Off state, lower-power mode

TABLE 1-1: OVERVIEW OF OPERATIONAL MODES

1.2 Pin Descriptions

The descriptions of the pins are listed in Table 1-2.

TABLE 1-2:	PIN FUNCTION TABLE
IADLE I-2.	

Pin Name	Pin Number		Din Tymo	Description		
Pin Name	8-lead PDIP	4x4 DFN	Pin Type	Description		
VBB	1	1	Power	Battery		
CS/LWAKE	2	2	TTL input, HV-tolerant	Chip Select and Local Wake-up Input		
Vss	3	3	Power	Ground		
LBUS	4	4	I/O, HV	LIN Bus		
Rxd	5	5	Output	Receive Data Output		
Txd	6	6	Input, HV-tolerant	Transmit Data Input		
RESET	7	7	Open-drain output, HV-tolerant	Reset Output		
VREG	8	8	Output	Voltage Regulator Output		
EP	—	9	—	Exposed Thermal Pad		

1.2.1 BATTERY POSITIVE SUPPLY VOLTAGE (VBB)

Battery Positive Supply Voltage pin. An external diode is connected in series to prevent the device from being reversely powered (refer to Figure 1-7).

1.2.2 CHIP SELECT AND LOCAL WAKE-UP INPUT (CS/LWAKE)

Chip Select and Local Wake-Up Input pin (TTL level, high-voltage tolerant). This pin controls the device state transition. Refer to Figure 1-1.

An internal pull-down resistor will keep the CS/LWAKE pin low to ensure that no disruptive data will be present on the bus while the microcontroller is executing a Power-On Reset and I/O initialization sequence. When CS/LWAKE is '1', a weak pull-down (~600 k Ω) is used to reduce current. When CS/LWAKE is '0', a stronger pull-down (~300 k Ω) is used to maintain the logic level.

This pin may also be used as a local wake-up input (see Figure 1-7). The microcontroller will set the I/O pin to control the CS/LWAKE. An external switch or another source can then wake up both the transceiver and the microcontroller.

Note:	CS/LWAKE should NOT be tied directly to
	the VREG pin, as this could force the
	MCP2025 into Operation mode before the
	microcontroller is initialized.

1.2.3 GROUND (Vss)

Ground pin.

1.2.4 LIN BUS (LBUS)

LIN Bus pin. LBUS is a bidirectional LIN bus interface pin and is controlled by the signal TxD. It has an open collector output with a current limitation. To reduce electromagnetic emission, the slopes during signal changes are controlled and the LBUS pin has corner-rounding control for both falling and rising edges.

The internal LIN receiver observes the activities on the LIN bus and generates the output signal RxD that follows the state of the LBUS. A 1st degree 160 kHz low-pass input filter optimizes electromagnetic immunity.

1.2.5 RECEIVE DATA OUTPUT (RxD)

Receive Data Output pin. The RxD pin is a standard CMOS output pin and it follows the state of the LBUS pin.

1.2.6 TRANSMIT DATA INPUT (TxD)

Transmit Data Input pin (TTL level, HV-compliant, adaptive pull-up). The transmitter reads the data stream on the TxD pin and sends it to the LIN bus. The LBUS pin is low (dominant) when TxD is low, and high (recessive) when TxD is high.

TxD is internally pulled-up to approximately 4.2V. When TxD is '0', a weak pull-up (~900 k Ω) is used to reduce current. When TxD is '1', a stronger pull-up (~300 k Ω) is used to maintain the logic level. A series reverse-blocking diode allows applying TxD input voltages greater than the internally generated 4.2V and renders the TxD pin HV-compliant up to 30V (see MCP2025 Block Diagram).

1.2.7 RESET

Reset output pin. This is an open-drain output pin. It indicates the internal voltage has reached a valid, stable level. As long as the internal voltage is valid (above 0.8 VREG), this pin will present high impedance; otherwise, the RESET pin switches to ground.

1.2.8 POSITIVE SUPPLY VOLTAGE REGULATOR OUTPUT (VREG)

Positive Supply Voltage Regulator Output pin. An on-chip Low Dropout Regulator (LDO) gives +5.0 or +3.3V at 70 mA regulated voltage on this pin.

1.2.9 EXPOSED THERMAL PAD (EP)

There is an internal electrical connection between the Exposed Thermal Pad (EP) and the Vss pin; they must be connected to the same potential on the Printed Circuit Board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance (θ JA).

1.3 Fail-Safe Features

1.3.1 GENERAL FAIL-SAFE FEATURES

- An internal pull-down resistor on the CS/LWAKE pin disables the transmitter if the pin is floating.
- An internal pull-up resistor on the TxD pin places TxD in high and the LBUS in recessive if the TxD pin is floating.
- High-Impedance and low-leakage current on LBUS during loss of power or ground.
- The current limit on LBUS protects the transceiver from being damaged if the pin is shorted to VBB.

1.3.2 THERMAL PROTECTION

The thermal protection circuit monitors the die temperature and is able to shut down the LIN transmitter and voltage regulator.


There are three causes for a thermal overload. A thermal shutdown can be triggered by any one, or a combination of, the following thermal overload conditions:

- Voltage regulator overload
- · LIN bus output overload
- Increase in die temperature due to increase in environment temperature

The recovery time from the thermal shutdown is equal to adequate cooling time.

Driving the TxD and checking the RxD pin make it possible to determine whether there is a bus contention (TxD = high, RxD = low) or a thermal overload condition (TxD = low, RxD = high).

FIGURE 1-2: THERMAL SHUTDOWN STATE DIAGRAMS



1.3.3 TXD/LBUS TIME-OUT TIMER

The LIN bus can be driven to a dominant level, either from the TxD pin or externally. An internal timer deactivates the LBUS transmitter if a dominant status (low) on the LIN bus lasts longer than Bus Dominant Time-Out Time, tTO(LIN) (approximately 20 milliseconds). At the same time, the RxD output is put in recessive (high) and the internal pull-up resistor between LBUS and VBB is disconnected. The timer is reset on any recessive LBUS status or POR mode. The recessive status on LBUS can be caused either by the bus being externally pulled-up or by the TxD pin being returned high.

1.4 Internal Voltage Regulator

The MCP2025 has a positive regulator capable of supplying +5.00 or +3.30 VDC \pm 3% at up to 70 mA of load current over the entire operating temperature range of -40°C to +125°C. The regulator uses an LDO design, is short-circuit-protected and will turn the regulator output off if its output falls below the shutdown voltage threshold, VsD.

With a load current of 70 mA, the minimum input-to-output voltage differential required for the output to remain in regulation is typically +0.5V (+1V maximum over the full operating temperature range). Quiescent current is less than 100 µA with a full 70 mA load current when the input-to-output voltage differential is greater than +3.00V.


Regarding the correlation between VBB, VREG and IDD, please refer to Figures 1-4 and 1-5. When the input voltage (VBB) drops below the differential needed to provide stable regulation, the voltage regulator output, VREG, will track the input down to approximately VOFF, at which point the regulator will turn off the output. This will allow PIC[®] microcontrollers with internal POR circuits to generate a clean arming of the POR trip point. The MCP2025 will then monitor VBB and turn on the regulator when VBB is above the threshold of regulator turn-on voltage, VON.

In Power-Down mode, the VBB monitor is turned off.

Under specific ambient temperature and battery voltage range, the voltage regulator can output as high as 150 mA current. For current load capability of the voltage regulator, refer to Figures 2-8 and 2-9.

Note: The regulator has an overload current limit of approximately 250 mA. The regulator output voltage, VREG, is monitored. If output voltage VREG is lower than VSD, the voltage regulator will turn off. After a recovery time of about 3 ms, the VREG will be checked again. If there is no short circuit, (VREG > VSD), then the voltage regulator remains on.

The regulator requires an external output bypass capacitor for stability. See Figure 2-1 for correct capacity and ESR for stable operation.





In worst-case scenarios, the ceramic capacitor may derate by 50%, based on tolerance, voltage and temperature. Therefore, in order to ensure stability, ceramic capacitors smaller than 10 μ F may require a small series resistance to meet the ESR requirements, as shown in Table 1-3.


TABLE 1-3: RECOMMENDED SERIES RESISTANCE FOR CERAMIC CAPACITORS

Resistance	Capacitor
1Ω	1 µF
0.47Ω	2.2 μF
0.22Ω	4.7 μF
0.1Ω	6.8 µF

FIGURE 1-3: VOLTAGE REGULATOR BLOCK DIAGRAM







1.5 **Optional External Protection**

1.5.1 **REVERSE BATTERY PROTECTION**

An external reverse-battery-blocking diode should be used to provide polarity protection (see Figure 1-7).

1.5.2 TRANSIENT VOLTAGE PROTECTION (LOAD DUMP)

An external 43V transient suppressor (TVS) diode, between VBB and ground, with a transient protection resistor (RTP) in series with the battery supply and the VBB pin, protects the device from power transients and ESD events greater than 43V (see Figure 1-7). The maximum value for the RTP protection resistor depends upon two parameters: the minimum voltage the part will start at and the impacts of this RTP resistor on the VBB value, thus on the bus recessive level and slopes.

This leads to a set of three equations to fulfill.

Equation 1-1 provides a maximum RTP value according to the minimum battery voltage the user wants.

Equation 1-2 provides a maximum RTP value according to the maximum error on the recessive level, thus VBB, since the part uses VBB as the reference value for the recessive level.

Equation 1-3 provides a maximum RTP value according to the maximum relative variation the user can accept on the slope when IREG varies.

Since both Equations 1-1 and 1-2 must be fulfilled, the maximum allowed value for RTP is thus the smaller of the two values found when solving Equations 1-1 and 1-2.

Usually, Equation 1-1 gives the higher constraint (smaller value) for RTP, as shown in the following example where VBATMIN is 8V.

However, the user needs to verify that the value found with Equation 1-1 fulfills Equations 1-2 and 1-3.

While this protection is optional, it should be considered as good engineering practice.

EQUATION 1-1:

$$R_{TP} \le \frac{V_{BATMIN} - 5.5V}{250 \text{ mA}}$$

$$5.5V = V_{OFF} + 1.0V$$

Where:

250 mA Peak current at power-on when VBB = 5.5V

Assume that VBATMIN = 8V. Equation 1-1 gives 10Ω .

EQUATION 1-2:

$$R_{TP} \le \frac{\Delta V_{RECESSIVE}}{I_{REGMAX}}$$

Where:

 $\Delta VRECESSIVE = Maximum variation tolerated on$ the recessive level

Assume that $\Delta VRECCESSIVE = 1V$ and IREGMAX = 50 mA. Equation 1-2 gives 20Ω .

EQUATION 1-3:

I

$$R_{TP} \leq \frac{\Delta Slope \times (V_{BATMIN} - 1V)}{I_{REGMAX}}$$

Where:
$$\Delta Slope = Maximum variation tolerated on the slope levelIREGMAX = Maximum current the current will provide to the loadVBATMIN > VOFF + 1.0V$$

Assume that \triangle Slope = 15%. VBATMIN = 8V and IREGMAX = 50 mA. Equation 1-3 gives 20Ω .

1.5.3 **CBAT CAPACITOR**

Selecting CBAT = 10 x CREG is recommended. However, this leads to a high-value capacitor. Lower values for CBAT capacitor can be used with respect to some rules. In any case, the voltage at the VBB pin should remain above VOFF when the device is turned on.

The current peak at start-up (due to the fast charge of the CREG and CBAT capacitors) may induce a significant drop on the VBB pin. This drop is proportional to the impedance of the VBAT connection (see Figure 1-7).

The VBAT connection is mainly inductive and resistive. Therefore, it can be modeled as a resistor (RTOT) in series with an inductor (L). RTOT and L can be measured.

The following formula gives an indication of the minimum value of CBAT using RTOT and L:

EQUATION 1-4:

$$\frac{C_{BAT}}{C_{REG}} = \sqrt{\frac{100L^2 + R_{TOT}^2}{1 + L^2 + \frac{R_{TOT}^2}{100}}}$$

Where:

- L = Inductor (measured in mH)
- RTOT = RLINE + RTP (measured in Ω)

Equation 1-4 allows lower CBAT/CREG values than the 10x ratio we recommend.

Assume that we have a good quality VBAT connection with RTOT = 0.1 Ω and L = 0.1 mH.

Solving the equation gives CBAT/CREG = 1.


If we increase RTOT up to 1Ω , the result becomes CBAT/CREG = 1.4. However, if the connection is highly resistive or highly inductive (poor connection), the CBAT/CREG ratio greatly increases.

TABLE 1-4: CBAT/CREG RATIO BY VBAT CONNECTION TYPE

Connection Type	Rтот	L	CBAT/CREG Ratio
Good	0.1Ω	0.1 mH	1
Typical	1Ω	0.1 mH	1.4
Highly inductive	0.1Ω	1 mH	7
Highly resistive	10Ω	0.1 mH	7

Figure 1-6 shows the minimum recommended CBAT/CREG ratio as a function of the impedance of the VBAT connection.

FIGURE 1-6: Minimum Recommended CBAT/CREG Ratio



MCP2025

1.6 Typical Applications





FIGURE 1-7: TYPICAL APPLICATION CIRCUIT

- 4: ESD protection diode.
- 5: This component is for additional load dump protection.
- **6:** An external 10 k Ω resistor is recommended for some applications.





1.7 ICSP[™] Considerations

The following should be considered when the MCP2025 are connected to pins supporting in-circuit programming:

 Power used for programming the microcontroller can be supplied from the programmer or from the MCP2025.

The voltage on the VREG pin should not exceed the maximum value of VREG in DC Specifications.

2.0 ELECTRICAL CHARACTERISTICS

2.1 Absolute Maximum Ratings†

VIN DC Voltage on RxD and RESET	0.3V to VREG + 0.3
VIN DC Voltage on TxD, CS/LWAKE	0.3 to +40V
VBB Battery Voltage, continuous, non-operating (Note 1)	0.3 to +40V
VBB Battery Voltage, non-operating (LIN bus recessive, no regulator load, t < 60s) (Note 2)	0.3 to +43V
VBB Battery Voltage, transient ISO 7637 Test 1	100V
VBB Battery Voltage, transient ISO 7637 Test 2a	+75V
VBB Battery Voltage, transient ISO 7637 Test 3a	150V
VBB Battery Voltage, transient ISO 7637 Test 3b	+100V
VLBUS Bus Voltage, continuous	18 to +30V
VLBUS Bus Voltage, transient (Note 3)	27 to +43V
ILBUS Bus Short Circuit Current Limit	200 mA
ESD protection on LIN, VBB (IEC 61000-4-2) (Note 4)	±15 V
ESD protection on LIN, VBB (Human Body Model) (Note 5)	±8 kV
ESD protection on all other pins (Human Body Model) (Note 5)	±4 kV
ESD protection on all pins (Charge Device Model) (Note 6)	±1500V
ESD protection on all pins (Machine Model) (Note 7)	±200V
Maximum Junction Temperature	150°C
Storage Temperature	65 to +150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: LIN 2.x compliant specification.

- 2: SAE J2602-2 compliant specification.
- **3:** ISO 7637/1 load dump compliant (t < 500 ms).
- 4: According to IEC 61000-4-2, 330Ω, 150 pF and Transceiver EMC Test Specifications [2] to [4].
- 5: According to AEC-Q100-002/JESD22-A114.
- **6:** According to AEC-Q100-011B.
- 7: According to AEC-Q100-003/JESD22-A115.

2.2 Nomenclature Used in this Document

Some terms and names used in this data sheet deviate from those referred to in the LIN specifications. Equivalent values are shown below.

LIN 2.1 Name	Term used in the following tables	Definition		
VBAT	not used	ECU operating voltage		
VSUP	VBB	Supply voltage at device pin		
VBUS_LIM	Isc	Current limit of driver		
VBUSREC	VIH(LBUS)	Recessive state		
VBUSDOM	VIL(LBUS)	Dominant state		

2.3 DC Specifications

DC Specifications	Electrical Chara VBB = 6.0V to 18					limits are specified for
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
Power						
VBB Quiescent Operating Current	IBBQ	_	-	200	μA	IOUT = 0 mA LBUS recessive VREG = 5.0V
		—		200	μA	IOUT = 0 mA LBUS recessive VREG = 3.3V
VBB Ready Current	IBBRD	_		100	μA	IOUT = 0 mA LBUS recessive VREG = 5.0V
		_		100	μA	IOUT = 0 mA LBUS recessive VREG = 3.3V
VBB Transmitter-Off Current with Watchdog Disabled	Іввто	_	-	100	μA	With voltage regulator on, transmitter off, receiver on CS = VIH,VREG = 5.0V
		—		100	μA	With voltage regulator on, transmitter off, receiver on CS = VIH,VREG = 3.3V
VBB Power-Down Current	IBBPD	_	4.5	8	μA	With voltage regulator off, receiver on and transmitter off, CS = VIL
VBB Current with Vss Floating	IBBNOGND	-1	—	1	mA	VBB = 12V, GND to VBB, VLIN = $0 - 18V$
Microcontroller Interface						
High-Level Input Voltage (TxD)	Vih	2.0	—	30	V	
Low-Level Input Voltage (TXD)	VIL	-0.3	—	0.8	V	
High-Level Input Current (TXD)	Іін	-2.5		0.4	μA	Input voltage = 4.0V ~800 kΩ internal adaptive pull-up
Low-Level Input Current (TxD)	lı∟	-10		_	μA	Input voltage = $0.5V$ ~800 k Ω internal adaptive pull-up
High-Level Input Voltage (CS/LWAKE)	Vih	2		30	V	Through a current-limiting resistor
Low-Level Input Voltage (CS/LWAKE)	VIL	-0.3	—	0.8	V	
High-Level Input Current (CS/LWAKE)	Іін	_		8.0	μA	Input voltage = $0.8VREG$ ~1.3 M Ω internal pull-down to Vss

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , TX = 0, VLBUS = VBB).

2: Characterized, not 100% tested.

3: In Power-Down mode, normal LIN recessive/dominant threshold is disabled; VWK(LBUS) is used to detect bus activities.

2.3 DC Specifications (Continued)

DC Specifications	Electrical Chara VBB = 6.0V to 18					limits are specified for
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
Low-Level Input Current (CS/LWAKE)	lı∟	_	-	5.0	μA	Input voltage = 0.2VREG ~1.3 M Ω internal pull-down to Vss
Low-Level Output Voltage (RxD)	Volrxd		—	0.2VREG	V	IOL = 2 mA
High-Level Output Voltage (RxD)	Vohrxd	0.8VREG	—		V	Іон = 2 mA
Bus Interface						
High-Level Input Voltage	VIH(LBUS)	0.6 VBB	—	_	V	Recessive state
Low-Level Input Voltage	VIL(LBUS)	-8	—	0.4 Vвв	V	Dominant state
Input Hysteresis	VHYS	_	—	0.175 Vвв	V	VIH(LBUS) – VIL(LBUS)
Low-Level Output Current	IOL(LBUS)	40	-	200	mA	Output voltage = 0.1 VBB, VBB = 12V
Pull-Up Current on Input	IPU(LBUS)	-180		-72	μA	\sim 30 kΩ internal pull-up @ VIH(LBUS) = 0.7 VBB, VBB = 12V
Short Circuit Current Limit	Isc	50	—	200	mA	Note 1
High-Level Output Voltage	VOH(LBUS)	0.8 VBB	—	VBB	V	
Driver Dominant Voltage	V_LOSUP	—	—	1.1	V	VBB = 7.3V RLOAD = 1000Ω
	V_HISUP	—	—	1.2	V	Vbb = 18V RLOAD = 1000Ω
Input Leakage Current (at the receiver during dominant bus level)	IBUS_PAS_DOM	-1	_	_	mA	Driver off VBUS = 0V VBB = 12V
Input Leakage Current (at the receiver during recessive bus level)	IBUS_PAS_REC	-20	_	20	μA	Driver off 8V < VBB < 18V 8V < VBUS < 18V VBUS ≥ VBB
Leakage Current (disconnected from ground)	IBUS_NO_GND	-10	—	+10	μA	GNDDEVICE = VBB 0V < VBUS < 18V VBB = 12V
Leakage Current (disconnected from VBB)	IBUS_NO_PWR	-10	—	+10	μA	Vвв = GND 0 < Vвus < 18V
Receiver Center Voltage	VBUS_CNT	0.475 Vвв	0.5 Vвв	0.525 VBB	V	VBUS_CNT = (VIL(LBUS) + VIH(LBUS))/2
Slave Termination	RSLAVE	20	30	47	kΩ	Note 2
Capacitance of Slave Node	CSLAVE	_	—	50	pF	Note 2
Wake-Up Voltage Thresh- old on LIN Bus	Vwk(lbus)	_		3.4	V	Wake up from Power-Down mode (Note 3)

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , TX = 0, VLBUS = VBB).

2: Characterized, not 100% tested.

3: In Power-Down mode, normal LIN recessive/dominant threshold is disabled; Vwk(LBUS) is used to detect bus activities.


DC Specifications	DC Specifications Electrical Characteristics: Unless otherwise indicated, all limits are specified for VBB = 6.0V to 18.0V, TA = -40°C to +125°C, CREG = 10 μF.						
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions	
Voltage Regulator – 5.0V					•		
Output Voltage Range	VREG	4.85	5.00	5.15	V	0 mA < IOUT < 70 mA	
Line Regulation	ΔVουτ1	_	10	50	mV	IOUT = 1 mA 6.0V < VBB < 18V	
Load Regulation	ΔVουτ2	-	10	50	mV	5 mA < IOUT < 70 mA 6.0V < VBB < 12V	
Power Supply Ripple Reject	PSRR	-	—	50	dB	1 VPP @ 10-20 kHz ILOAD = 20 mA	
Output Noise Voltage	eN	_	—	100	µVrms	10 Hz – 40 MHz Cfilter = 10 μf Cbp = 0.1 μf ILOAD = 20 mA	
Shutdown Voltage Threshold	Vsd	3.5	—	4.0	V	See Figure 1-5 (Note 2)	
Input Voltage to Turn-Off Output	Voff	3.9	—	4.5	V	_	
Input Voltage to Turn-On Output	Von	5.25	—	6.0	V	_	
Voltage Regulator – 3.3V							
Output Voltage	VREG	3.20	3.30	3.40	V	0 mA < IOUT < 70 mA	
Line Regulation	ΔVουτ1	_	10	50	mV	Iout = 1 mA 6.0V < VBB < 18V	
Load Regulation	ΔVουτ2	_	10	50	mV	5 mA < IOUT < 70 mA 6.0V < VBB < 12V	
Power Supply Ripple Reject	PSRR	_	50	—	dB	1 VPP @ 10-20 kHz Iload = 20 mA	
Output Noise Voltage	eN	_	—	100	µVrms /√Hz	10 Hz – 40 MHz Cfilter = 10 μF Cbp = 0.1 μF ILOAD = 20 mA	
Shutdown Voltage	Vsd	2.5		2.7	V	See Figure 1-5 (Note 2)	
Input Voltage to Turn-Off Output	Voff	3.9	—	4.5	V		
Input Voltage to Turn-On Output	Von	5.25	—	6	V	_	

2.3 DC Specifications (Continued)

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , TX = 0, VLBUS = VBB).

2: Characterized, not 100% tested.

3: In Power-Down mode, normal LIN recessive/dominant threshold is disabled; VWK(LBUS) is used to detect bus activities.



2.4 AC Specifications

AC Characteristics	Electrical Characteristics: Unless otherwise indicated, all limits are specified for $V_{BB} = 6.0V$ to $18.0V$; TA = $-40^{\circ}C$ to $+125^{\circ}C$.								
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions			
Bus Interface – Constant Slope Time Parameters									
Slope Rising and Falling Edges	tSLOPE	3.5	—	22.5	μs	$7.3V \le V\text{BB} \le 18V$			
Propagation Delay of Transmitter	t TRANSPD			6.0	μs	ttranspd = max. (ttranspdr or ttranspdf)			
Propagation Delay of Receiver	trecpd	_	—	6.0	μs	tRECPD = max. (tRECPDR or tRECPDF)			
Symmetry of Propagation Delay of Receiver Rising Edge w.r.t. Falling Edge	trecsym	-2.0	—	2.0	μs	trecsym = max. (trecpdf – trecpdr) Rrxd = 2.4 k Ω to Vcc Crxd = 20 pF			
Symmetry of Propagation Delay of Transmitter Rising Edge w.r.t. Falling Edge	TRANSSYM	-2.0	—	2.0	μs	ttranssym = max. (ttranspdf – ttranspdr)			
Bus Dominant Time-Out Time	tto(lin)	_	25	_	mS	_			
Duty Cycle 1 @ 20.0 kbps		0.396		_	%tBIT	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.744 x VBB, THDOM(MAX) = 0.581 x VBB, VBB = 7.0V - 18V; tBIT = 50 μ s. D1 = tBUS_REC(MIN)/2 x tBIT			
Duty Cycle 2 @ 20.0 kbps	_	_		0.581	%tBIT	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.284 x VBB, THDOM(MAX) = 0.422 x VBB, VBB = 7.6V - 18V; tBIT = 50 μ s. D2 = tBUS_REC(MAX)/2 x tBIT			
Duty Cycle 3 @ 10.4 kbps	_	0.417	_	_	%tBIT	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.778 x VBB, THDOM(MAX) = 0.616 x VBB, VBB = 7.0V - 18V; tBIT = 96 µS. D3 = tBUS_REC(MIN)/2 x tBIT			
Duty Cycle 4 @ 10.4 kbps		_		0.590	%tBIT	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.251 x VBB, THDOM(MAX) = 0.389 x VBB, VBB = 7.6V - 18V; tBIT = 96 µS. D4 = tBUS_REC(MAX)/2 x tBIT			

Note 1: Time depends on external capacitance and load. Test condition: $CREG = 4.7 \mu F$, no resistor load.

2: Characterized, not 100% tested.

2.4 AC Specifications (Continued)

AC Characteristics	Electrical Characteristics: Unless otherwise indicated, all limits are specified for $V_{BB} = 6.0V$ to $18.0V$; TA = -40°C to +125°C.						
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions	
Voltage Regulator							
Bus Activity Debounce Time	tBDB	30	80	250	μs	—	
Bus Activity to Voltage Regulator Enabled	tBACTIVE	35	—	200	μs	_	
Voltage Regulator Enabled to Ready	tvevr	300	—	1200	μs	Note 1	
Chip Select to Ready Mode	tCSR	_	_	230	μs	—	
Chip Select to Power-Down	tCSPD			300	μs	Note 2	
Short Circuit to Shutdown	t SHUTDOWN	20	_	100	μs	—	
RESET Timing							
VREG OK Detect to RESET	tRPU	—	_	60.0	μs	Note 2	
VREG Not OK Detect to RESET Active	tRPD	_	_	60.0	μs	Note 2	

Note 1: Time depends on external capacitance and load. Test condition: CREG = 4.7 μF, no resistor load.
2: Characterized, not 100% tested.

2.5 Thermal Specifications


Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions	
Specified Temperature Range	TA	-40	—	+125	°C	—	
Maximum Junction Temperature	TJ	_	—	+150	°C	—	
Storage Temperature Range	TA	-65	—	+150	°C	—	
Recovery Temperature	θRECOVERY	—	+140	_	°C	—	
Shutdown Temperature	θSHUTDOWN	—	+150	_	°C	—	
Short Circuit Recovery Time	t THERM	_	1.5	5.0	ms	—	
Thermal Package Resistances							
Thermal Resistance, 8-PDIP	θJA	—	89.3		°C/W	—	
Thermal Resistance, 8-SOIC	θJA	—	149.5		°C/W	—	
Thermal Resistance, 8L-DFN	θJA	—	48.0		°C/W	—	


Note 1: The maximum power dissipation is a function of TJMAX, θJA and ambient temperature, TA. The maximum allowable power dissipation at an ambient temperature is PD = (TJMAX – TA) θJA. If this dissipation is exceeded, the die temperature will rise above 150°C and the MCP2025 will go into thermal shutdown.

2.6 Typical Performance Curves

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, VBB = 6.0V to 18.0V; $TA = -40^{\circ}C$ to $+125^{\circ}C$.








FIGURE 2-3: IBBQ Transmitter-Off vs. Temperature – 5.0V.




FIGURE 2-4: IBBQ Power-Down vs. Temperature – 5.0V.




FIGURE 2-5: Typical IBBQ vs. Temperature – 3.3V.




FIGURE 2-6: IBBQ Transmitter-Off vs. Temperature – 3.3V.




FIGURE 2-7: IBBQ Power-Down vs. Temperature – 3.3V.






FIGURE 2-8: 5.0V VREG vs. IREG at VBB = 12V.




VBB = 12V.

2.7 Timing Diagrams and Specifications










MCP2025





3.0 PACKAGING INFORMATION

3.1 Package Marking Information

