imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





MCP2122

Infrared Encoder/Decoder


Features

- Pinout compatible with HSDL-7000
- Compliant with IrDA[®] Standard Physical Layer Specification (version 1.3)
- UART to IrDA Standard Encoder/Decoder
 - Interfaces with IrDA Standard Compliant Transceiver
- · Baud Rates:
- Up to IrDA Standard 115.2 Kbaud Operation
- Transmit/Receive Formats (Bit Width) Supported:
 1.63 µs
- Low-power Mode (2 µA at 1.8V, +125°C)
- Pb-free packaging


CMOS Technology

- · Low-voltage operation
- Extended temperature range
- Low power consumption

Package Types



Block Diagram



	Baud	Rate	Encoder	Protocol	Clock	Host UART		
Device	Host UART	IR	/ Decoder	Layer Handler	Source	Baud Rate Selection	Comment	
MCP2120	2400 - 312,500 (1)	2400 - 312,500 ⁽¹⁾	Yes	No	XTAL	HW/SW		
MCP2122	2400 - 115,200 ⁽¹⁾	2400 - 115,200 ⁽¹⁾	Yes	No	16XCLK	By 16XCLK	Extended Temperature Range (-40°C to +125°C)	
MCP2140	9600	9600	Yes	IrCOMM ⁽³⁾	XTAL	None - Fixed		
MCP2150	9600 - 115,200 ⁽²⁾	9600 - 115,200 ⁽²⁾	Yes	IrCOMM ⁽³⁾	XTAL	HW	Host UART easily interfaces to a PC's serial port (DTE)	
MCP2155	9600 - 115,200 ⁽²⁾	9600 - 115,200 ⁽²⁾	Yes	IrCOMM ⁽³⁾	XTAL	HW	Host UART easily interfaces to a modem's serial port (DCE)	

IrDA Family Selection

Note 1: The host UART and the IR operate at the same baud rates.

2: The host UART and IR baud rates operate independent of each other.

3: Supports the 9-wire "cooked" service class of the IrCOMM Application Layer Protocol.

NOTES:

1.0 DEVICE OVERVIEW

The MCP2122 is a stand-alone IrDA standard encoder/ decoder device that is pinout-compatible with the Agilent[®] HSDL-7000 encoder/decoder.

The MCP2122 has two interfaces: the host UART interface and the IR interface (see Figure 1-1). The host UART interfaces to the UART of the Host Controller. The Host Controller is the device in the embedded system that transmits and receives the data. The IR interface connects to an infrared (IR) optical transceiver circuit that converts electrical pulses into IR light (encode) and converts IR light into electrical pulses (decode). This IR optical transceiver circuit could be either a standard infrared optical transceiver (such as a Vishay[®] TFDU 4300) or it could be implemented with discrete components. For additional information, please refer to AN243, "Fundamentals of the Infrared Physical Layer" (DS00243).

When the Host Controller transmits the UART format data, the MCP2122 receives this UART data and encodes (modulates) it bit by bit. This encoded data is then output as electrical pulses to the IR transceiver. The IR transceiver will then convert these electrical pulses to IR light pulses.

The IR transceiver also receives IR light pulses (data), which are outputted as electrical pulses. The MCP2122 decodes (demodulates) these electrical pulses, with the data then being transmitted by the MCP2122 UART. This modulation/demodulation method is performed in accordance with the IrDA standard.

Table 1-1 shows an overview of some of the device features. Figure 1-1 shows a typical application block diagram. Table 1-2 shows the pin definitions of the MCP2122 during normal operation.

TABLE 1-1: MCP2122 FEATURES OVERVIEW

Features	MCP2122
Serial Communications:	UART, IR
Baud Rate Selection:	16XCLK
Low-power Mode:	Yes
Packages:	8-pin PDIP 8-pin SOIC


Infrared Technology Features:

- Universal standard for connecting portable computing devices
- · Effortless implementation
- Economical alternative to other connectivity solutions
- Reliable, high-speed connection
- Safe to use in any environment; can even be used during air travel
- · Eliminates the hassle of cables
- Allows PCs and non-PCs to communicate with each other
- Enhances mobility by allowing users to easily connect

1.1 Applications

Some applications where an IR interface (**MCP2122**) could be used include:

- Data-Logging/Data Exchange
- System Setup
- System Diagnostic Read Out
- Manufacturing Configuration
- Host Controller Firmware Updates
- System Control



© 2007 Microchip Technology Inc.

TABLE 1-2: PIN DESCRIPTION

	Pin N	umber	Pin	Buffer		
Pin Name	PDIP SOIC Type Type		Туре	Description		
16XCLK	1	1	I	ST	16x external clock source input	
TX	2	2	I	ST	Asynchronous receive from Host Controller UART	
RX	3	3	0	_	Asynchronous transmit to Host Controller UART	
Vss	4	4	—	Р	Ground reference for logic and I/O pins	
RESET	5	5	I	ST	Resets the Device H = Normal Operation L = Device in Reset	
RXIR	6	6	I	ST	Asynchronous receive from infrared transceiver	
TXIR	7	7	0		Asynchronous transmit to infrared transceiver	
Vdd	8	8		Р	Positive supply for logic and I/O pins	

Legend: ST = Schmitt Trigger input with CMOS levels

I = Input P = Power

O = Output

2.0 DEVICE OPERATION

The MCP2122 is a low-cost infrared encoder/decoder. The baud rate is the same for the host UART and IR interfaces and is determined by the frequency of the 16XCLK signal, with a maximum baud rate of 115.2 Kbaud.

The MCP2122 is made up of these functional modules:

- Clock Driver (16XCLK)
- Reset
- IR Encoder/Decoder
 - IrDA Standard Encoder
 - IrDA Standard Decoder

The **16XCLK** circuit allows a clock input to provide the device clock.

The Reset circuit supports an external reset signal.

The **IR Encoder** logic takes a data bit and converts it to the IrDA standard signal according to the IrDA standard Physical Layer specification, while the **IR Decoder** logic takes the IrDA standard signal and converts it to 8-bit data bytes.

2.1 Power-up

As the device is powered up, there will be a voltage range in which the device will not operate properly. The device should be reset once it has entered the normal operating range (from an out-of-voltage condition). The RESET pin may then be forced high.

Other device operating parameters (such as frequency, temperature, etc.) must also be within their operating ranges when the device exits reset. Otherwise, the device may not function as desired.

2.2 Device Reset

The MCP2122 is forced into the known state (RESET) when the RESET pin is in the low state. Once the RESET pin is brought to a high state, the device begins normal operation (if the device operating parameters are met). Table 2-1 shows the states of the output pins while the device is in reset (RESET = Low). Table 2-2 shows the state of the output pins once the device exits reset, RESET = L \rightarrow H (device in Normal Operation mode).

The MCP2122 has a RESET noise filter in the RESET input signal path. The filter will detect and ignore small pulses.

Using the RESET pin to enter a low-power state is discussed in **Section 2.9 "Minimizing Power"**.

TABLE 2-1: DEFAULT OUTPUT PIN STATES IN DEVICE RESET

Input Pin			ut Pin ate	Comments
Name	State	RX	TXIR	
RESET	L	Н	L	Device in Reset mode


TABLE 2-2:DEFAULT OUTPUT PIN
STATES AFTER DEVICE
RESET (RESET = $L \rightarrow H$)

Inpu	t Pin	Output Pin State		Comments
Name	State	RX	TXIR	
ТХ	L		L→H →L	After 7 - 8 16XCLK pulses, the TXIR pin will pulse high.
	Н	—	L	
RXIR	L	H→L	_	After 4 16XCLK pulses, RX = L.
	Н	Н	_	

2.3 Decoupling

It is highly recommended that the MCP2122 have a decoupling capacitor (CBYP). A 0.01 μ F capacitor is recommended as a starting value, but an evaluation of the best value for your circuit/layout should be performed. Place this decoupling capacitor (CBYP) as close to the MCP2122 as possible (see Figure 2-1).

FIGURE 2-1: DEVICE DECOUPLING



2.3.1 BROWN-OUTS

Some applications may subject the MCP2122 to a brown-out condition. Good design practice requires that when a system is in brown-out, the system should be in reset to ensure that the system is in a known state when the system exits the brown-out. This brown-out circuitry is external to the MCP2122.

2.3.1.1 External Brown-Out Reset Circuits

Figure 2-2 shows a circuit for external brown-out protection using the TCM809 device.

Figure 2-3 and Figure 2-4 illustrate two examples of external circuitry that may be implemented. Each option needs to be evaluated to determine if they satisfy the requirements of the application.

FIGURE 2-2: EXTERNAL BROWN-OUT PROTECTION USING THE TCM809




FIGURE 2-3: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1





FIGURE 2-4: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This circuit is less expensive, but less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \cdot \frac{R1}{R1 + R2} = 0.7V$$

2: Resistors should be adjusted for the characteristics of the transistor.

2.4 16XCLK (Bit Clock)

The MCP2122 requires an external clock source to operate. The 16XCLK pin is the device clock input (see Figure 2-5) and is independent of the host UART interface or the IR interface. The 16XCLK determines all timing during device operation. It is the edge of the 16XCLK pin that causes activity to occur.


The 16XCLK signal can also be referred to as a bit clock (BITCLK). There are 16 BITCLKs for each bit time. The BITCLKs are used for the generation of the Start bit, the eight data bits and the Stop bit.


When the embedded system could be receiving IR communication, the MCP2122 is required to have the 16XCLK signal clocking at the expected frequency, with minimal variation in that frequency. Between data bytes (Stop bit to Start bit), the 16XCLK frequency can be changed. This may occur in systems where the Host Controller is implementing one of the IrDA standard application layer protocols (such as IrObex).

When the embedded system does not want to receive IR communications, the 16XCLK clock can be disabled (static). This will reduce the power consumption of the system.


Figure 2-6 shows the relationship of the 16XCLK signal to the RXIR input, which then determines the RX output signal. Figure 2-7 shows the relationship of the 16XCLK signal to the TX input, which then determines the TXIR output signal. For device timing information, refer to **Section 4.0 "Electrical Characteristics"**.

FIGURE 2-5: DEVICE CLOCK SOURCE









© 2007 Microchip Technology Inc.

2.4.1 BAUD RATE

The baud rate for the MCP2122 is determined by the frequency of the 16XCLK signal. Equation 2-1 demonstrates how to calculate the 16XCLK frequency based on the desired baud rate. Table 2-3 shows some common baud rates and the corresponding 16XCLK frequency.

EQUATION 2-1: 16XCLK FREQUENCY

```
F_{16XCLK} = 16 \bullet (Desired Baud Rate)
```

TABLE 2-3:COMMON BAUD RATE/
16XCLK FREQUENCY

Baud Rate	16XCLK Frequency (F _{16xcLk})	Comment
9600	153,600	
19,200	307,200	
38,400	614,400	
57,600	921,600	
115,200	1,843,200	

2.5 Encoder/Decoder

The IR encoder/decoder is made up of two major components. They are:

- IR Decoder
- · IR Encoder

The encoder receives UART data (bit by bit) and outputs a data bit in the IrDA standard bit format. Figure 2-8 shows a functional block diagram of the encoder.

The decoder receives IrDA standard data (bit by bit) and outputs data in UART data bit format. Figure 2-8 shows a functional block diagram of the decoder.

The encoder/decoder has two interfaces. They are:

- · Host UART interface
- IR interface


2.5.1 ENCODING (MODULATION)

Each bit time is comprised of 16 bit clocks. If the value to be transmitted (as determined by the TX pin) is a logic-low, the TXIR pin will output a low level for 7-bit clock cycles, a logic-high level for 3-bit clock (with a maximum high-time of about 4 μ s) cycles, with the remaining time (6-bit clock cycles or more) being low. If the value to transmit is a logic-high, the TXIR pin will output a low level for the entire 16 bit clock cycle.

2.5.2 DECODING (DEMODULATION)

Each bit time is comprised of 16 bit clocks. If the value to be received is a logic-low, the RXIR pin will be a low level for the first 3-bit clock cycle (or a minimum of 1.6 μ s), with the remaining time (13-bit clock cycles) being high. If the value to be received is a logic-high, the RXIR pin will be a high level for the entire 16-bit clock cycle. The level on the RX pin will be in the appropriate state for an entire 16-bit clock cycle.

FIGURE 2-8: MCP2122 RECEIVE DETECT TO ENCODER/DECODER BLOCK DIAGRAM



2.5.3 ENCODING AND SCREEN CAPTURES


Table 2-4 shows the TXIR pin high-time at different common baud rates. The internal TXIR pulse-width high-time limiter is a feature that minimizes the system current consumption at lower baud rates. The IrDA standard specification requires that optical receiver circuitry detect pulses as narrow as 1.41 µs (1.63 µs is the typical time at 115200 baud). Therefore, the time that the TXIR pin is high after this valid detection is additional current that is driven by the emitter LED. The MCP2122 will force the TXIR pin low once the pulsewidth limiter has timed out. Figure 2-9 shows the MCP2122 16XCLK, TX and TXIR waveforms at 115200 baud for a single TX low bit. In this case, the TXIR is high for three 16XCLK pulses. In Figure 2-10, the MCP2122 is at 9600 baud for a single TX low bit. In this case, the TXIR is high for 3.55 µs (determined by pulse-width limiter circuit).


TABLE 2-4: TXIR HIGH PULSE WIDTH

	TXIR Pulse Width							
Baud Rate	3хТ16хс∟к Circuit	Pulse-width Limiter ⁽²⁾ Circuit	Actual Pulse Width					
9600	19.53 µs ⁽¹⁾	4.00 µs	4.00 µs ⁽³⁾					
19200	9.77 µs ⁽¹⁾	4.00 µs	4.00 µs ⁽³⁾					
38400	4.88 µs ⁽¹⁾	4.00 µs	4.00 µs ⁽³⁾					
57600	3.26 µs	4.00 µs	3.26 µs					
115200	1.63 µs	4.00 µs	1.63 µs					

Note 1: The pulse-width limiter on the TXIR pin saves system current for this baud rate.

- 2: This TXIR pulse width time is a design target and is not tested. Actual times may be greater than, or less than, this value.
- **3:** This time (determined by the pulse-width limiter circuit) is device dependent.





2.6 Host UART Interface

The UART interface is used to communicate with the Host Controller. Though a UART is capable of a fullduplex interface, the direct coupling to the IR encoder/ decoder allows only half-duplex operation (since the IR side is either receiving or transmitting and not both at the same time). This means that the system can't transmit and receive at the same time.

2.6.1 TRANSMITTING

When the controller sends serial data to the MCP2122, the baud rates are required to match.

There will be some jitter on the detection of the high-tolow edge of the start bit. This jitter will affect the placement of the encoded start bit. All subsequent bits will be 16 BITCLK times later.

While RXIR is receiving data (low pulse), the TXIR pin is disabled from transmitting.

2.6.2 RECEIVING

When the controller receives serial data from the MCP2122, the baud rates are required to match.

There will be some jitter on the detection of the high-tolow edge of the Start bit. This jitter will affect the placement of the decoded Start bit. All subsequent bits will be 16 BITCLK times later.

The TXIR pin is disabled when data is being received (low pulse) on the RXIR pin.

2.7 IR Interface

The IR interface is used to communicate with the optical receiver circuitry. The IR interface is either transmitting data or receiving data (half-duplex).

2.8 Encoding/Decoding Jitter and Offset

Figure 2-11 shows the jitter on the RXIR and TX pins, along with the offset on the RX pin and the TXIR pin.

Jitter is the possible variation of the desired edge. Figure 2-9 and Figure 2-10 show the jitter of the TX pin (range is indicated by red dashed lines).


Offset is the propagation delay of the input signal (RXIR or TX) to the output signal (RX or TXIR). Figure 2-9 and Figure 2-10 show the offset of the TXIR pin from the 16XCLK signal that starts the bit time.

2.9 Minimizing Power

The device can be placed in a low-power mode by forcing the RESET pin low. This disables the internal state machine. To ensure that the lowest power consumption is obtained, ensure that the 16XCLK pin is not active and that the other input pins (TX and RXIR) are at a logic-high or logic-low level.

2.9.1 RETURNING TO OPERATION

When returning to normal operation, the RESET pin must be forced high and the 16XCLK signal should be operating. Time should be given to ensure that the 16XCLK is stabilized at the desired frequency before data is allowed to be transmitted or received.



© 2007 Microchip Technology Inc.

NOTES:


3.0 DEVELOPMENT TOOLS

The MCP212X Developer's Daughter Board is used to evaluate and demonstrate the MCP2122 or the MCP2120 IrDA $^{\textcircled{R}}$ Standard Encoder/Decoder devices.

A header allows the MCP212X Developer's Daughter Board to be jumpered easily into systems for development purposes.

The MCP212X Developer's Daughter Board is designed to interface to several of the "new" low cost PIC[®] Demo Boards. These include the PICDEM HPC Explorer Demo board, the PICDEM FS USB Demo board, and the PICDEM LCD Demo board.

When the MCP212X Developer's Daughter Board is used in conjunction with the PICDEM HPC Explorer Demo board, the MCP212x can be connected to either of the PIC18F8772's two UARTs or the RX and TX signals can be "crossed" so the MCP212x device can communicate directly out the PICDEM HPC Explorer Demo Board's UART (DB-9).



Features:

- 8-pin socket for installation of MCP2122 (installed) and 14-pin socket for installation of MCP2120
- Three Optical Transceiver circuits (1 installed)
- Headers to interface to low cost PICDEM Demo Boards, including:
 - • PICDEM™ HPC Explorer Demo Board
 - • PICDEM™ LCD Demo Board
 - • PICDEM™ FS USB Demo Board
 - • PICDEM™ 2 Plus Demo Board
- Headers to easily connect to the user's embedded system
- Jumpers to select routing of MCP212X signals to the PICDEM™ Demo Board Headers
- Jumpers to configure the operating mode of the board


NOTES:

4.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Ambient Temperature under bias	40°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage on VDD with respect to Vss	–0.3V to +6.5V
Voltage on RESET with respect to Vss	–0.3V to +14V
Voltage on all other pins with respect to Vss	–0.3V to (VDD + 0.3V)
Total Power Dissipation ⁽¹⁾	800 mW
Max. Current out of Vss pin	500 mA
Max. Current into VDD pin	500 mA
Input Clamp Current, Iк (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, Iок (V0 < 0 or V0 > VDD)	±20 mA
Max. Output Current sunk by any Output pin	25 mA
Max. Output Current sourced by any Output pin	25 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum$ IOH} + \sum {(VDD $-$ VOH) x IOH} + \sum (VOL x IOL)	

†NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



4.1 DC Characteristics

DC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$ (Extended)				
Param. No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
D001	Vdd	Supply Voltage	1.8	—	5.5	V	See Figure 4-1
D010	IDD	Supply Current ⁽²⁾	—	0.1	1	mA	Fosc = 1.8432 MHz, Vdd = 5.5V (TX = H, RXIR = H)
							Transmitter (TX = L, RXIR = H)
			—	—	300	μA	Fosc = 1.8432 MHz, VDD = 1.8V ⁽⁴⁾
			—	—	1	mA	Fosc = 1.8432 MHz, VDD = 5.5V
							Receiver (RXIR = L, TX = H)
			—		500	μA	Fosc = 1.8432 MHz, VDD = 1.8V ⁽⁴⁾
			_	_	2	mA	Fosc = 1.8432 MHz, VDD = 5.5V
D020	IPD	Device Disabled	—	—	2	μA	VDD = 1.8V ⁽⁴⁾
	Current ⁽³⁾		_	—	4	μA	VDD = 5.5V

Note 1: Data in the Typical ("Typ") column is based on characterization results at +25°C. This data is for design guidance only and is not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Pin loading, pin rate and temperature have an impact on the current consumption.

a)The test conditions for all IDD measurements are: 16XCLK = external square wave, from rail-to-rail; TX = Vss, RXIR = Vss, RESET = VDD.

3: The device disable current is mainly a function of the operating voltage. Temperature also has an impact on the current consumption. When the device is disabled (RESET = Vss). The test conditions for all IDD measurements are:

16XCLK = external square wave, from rail-to-rail; TX = Vss, RXIR = VDD, RESET = Vss; The output pins are driving a high or low level into infinite impedance.

4: These parameters (shaded) are characterized but are not tested. These values should be used for design guidance only.

DC Characteristics (Continued)

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions	
	VIL	Input Low-Voltage						
		Input pins						
D031		TX, RXIR	Vss	—	0.2 Vdd	V		
D032		RESET	Vss	—	0.2 Vdd	V		
D033		16XCLK	Vss	—	0.2 Vdd	V		
	Vih	Input High-Voltage						
		Input pins		—				
D041		TX, RXIR	0.8 Vdd	—	Vdd	V		
D042		RESET	0.8 Vdd	—	Vdd	V		
D043		16XCLK	0.8 Vdd	—	Vdd	V		
	lιL	Input Leakage Current ^(2, 3)						
D060A		TX and 16XCLK	-	_	±1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance	
D061		RESET	_	—	±1	μA	$VSS \le VPIN \le VDD$	
D060B	Ін	RXIR	—	—	±1	μA	VDD = 5.5V, VRXIR = VDD	

Note 1: Data in the Typical ("Typ") column is based on characterization results at +25°C. This data is for design guidance only and is not tested.

2: The leakage current on the RESET pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

DC Characteristics (Continued)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise specified) Operating temperature: $-40^{\circ}C \le Ta \le +125^{\circ}C$ (Extended) Operating voltage VDD range as described in DC spec, Section 4.1 "DC Characteristics".				
Param No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions
	Vol	Output Low-Voltage					
D080B		RX	—	—	0.6	V	IOL = 2 mA, VDD = 1.8V
D081		TXIR	_	—	0.6	V	IOL = 2 mA, VDD = 1.8V
	Vон	Output High-Voltage					
D090B		RX ⁽²⁾	VDD - 0.7	—	—	V	Iон = -0.8 mA, Vdd = 1.8V
D091		TXIR ⁽²⁾	Vdd - 0.7	_	—	V	Iон = -0.8 mA, Vdd = 1.8V
		Capacitive Loading Specs on Output Pins					
D101A	Соит	All Output pins	_	—	50	pF	
D101B	CIN	All Input pins	—	7	_	pF	TA = +25°C, Fc = 1.0 MHz

Note 1: Data in the Typical ("Typ") column is based on characterization results at +25°C. This data is for design guidance only and is not tested.

2: Negative current is defined as coming out of the pin.

4.2 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created following one of the following formats:

4.2.1 TIMING CONDITIONS

The temperature and voltages specified in Table 4-2 apply to all timing specifications, unless otherwise noted. Figure 4-2 specifies the load conditions for the timing specifications.


TABLE 4-1: SYMBOLOGY

1. TppS2p	pS	2. TppS	
т			
F	Frequency	Т	Time
E	Error		
Lowerca	se letters (pp) and their meanings:		
рр			
io	Input or Output pin	xclk	Oscillator
rx	Receive	tx	Transmit
bitclk	RX/TX BITCLK	RST	Reset
Upperca	se letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	High-impedance

TABLE 4-2: AC TEMPERATURE AND VOLTAGE SPECIFICATIONS

AC CHARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$ (Extended) Operating voltage VDD range as described in DC spec, Section 4.1 "DC Characteristics".
--------------------	---

FIGURE 4-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



4.3 Timing Diagrams and Specifications




TABLE 4-3: EXTERNAL CLOCK TIMING REQUIREMENTS

AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$ (Extended) Operating Voltage VDD range is described in Section 4.1 "DC Characteristics"				5°C (Extended)
Param. No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
1	TXCLK	External 16XCLK Period (2, 3)	542.5	_	_	ns	
1A	FXCLK	External 16XCLK Frequency ^(2, 3)	DC	—	1.8432	MHz	
1C	EXCLK	Clock Error ^(4, 5)	—	_	±2	%	Note 5
3	TXCLKL, TXCLKH	Clock in (16XCLK) Low or High Time	50	—	—	ns	
4	TXCLKR, TXCLKF	Clock in (16XCLK) Rise or Fall Time ⁽⁵⁾	—	—	7.5	ns	Note 5

Note 1: Data in the Typical ("Typ") column is at 5V, +25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
 - When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
- **3:** A duty cycle of no more than 60/40 (High-Time/Low-Time or Low-Time/High-Time) is recommended for external clock inputs.
- 4: This is the clock error from the desired clock frequency. The total system clock error includes the error from the transmitter and the error of receiver (from the desired clock frequency). If the transmitter is 2% fast from the target frequency, and the receiver is 2% slow from the target frequency, the total error is 4%.
- **5:** These parameters (shaded) are characterized but are not tested. These values should be used for design guidance only.




TABLE 4-4: I/O TIMING REQUIREMENTS

AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$ (Extended) Operating Voltage VDD range is described in Section 4.1 "DC Characteristics"				
Param. No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions
20A	ToR	RX pin rise time ^(2, 3)	_	10	25	ns	VDD ≥ 2.7V (Note 3)
20B			—	10	60	ns	VDD = 1.8V (Note 3)
20C		TXIR pin rise time ^(2, 3)	_	10	25	ns	VDD ≥ 2.7V (Note 3)
20D			_	10	60	ns	VDD = 1.8V (Note 3)
21A	ToF	RX pin fall time ^(2, 3)	_	10	35	ns	Note 3
21C		TXIR pin fall time ^(2, 3)		10	25	ns	Note 3

Note 1: Data in the Typical ("Typ") column is at 5V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: See Figure 4-2 for loading conditions.

3: These parameters (shaded) are characterized but are not tested. These values should be used for design guidance only.




TABLE 4-5: RESET AND DEVICE RESET TIMER REQUIREMENTS

AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$ (Extended) Operating Voltage VDD range is described in Section 4.1 "DC Characteristics".				25°C (Extended)
Param. No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions				Conditions
30	TRSTL	RESET Pulse Width (low)	2000	—		ns	Vdd = 5.0 V
34A	Tod	Default output state of TXIR pin from RESET Low	—	_	2	μs	
34B	Tod	Default output state of RX pins from RESET Low	_		2	μs	

Note 1: Data in the Typical ("Typ") column is at 5V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 4-6:TX AND TXIR REQUIREMENTS

AC Cha	racteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$ (Extended) Operating Voltage VDD range is described in Section 4.1 "DC Characteristics".				
Param. No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions
IR100A	Ттхвіт	Transmit Baud Rate	_	16		TXCLK	
IR100B	TTXIRBIT	Transmit Baud Rate	16		16	TXCLK	
IR102A	Етхвіт	Host UART TX Error	—		± 2	%	Note 2, 3
IR102B	Etxirbit	TXIR Error from 16XCLK	—	0	_	%	Note 2, 4
IR113	TTXRF	TX pin rise time and fall time	—	_	25	ns	Note 2
IR114	TTXPDIRJ	16XCLK to TX jitter	—	_	1	TXCLK	Note 2
IR120	TtxL2txirH	TX falling edge (\downarrow) to TXIR rising edge (\uparrow) ⁽¹⁾	7		8	TXCLK	
IR121A	TTXIRPW	TXIR pulse width	3		3	TXCLK	At 115200 baud
IR121B			1.41	3.5	5	μs	At 9600 baud (Note 5)
IR122	TtxirP	TXIR bit period ⁽¹⁾	—	16		TXCLK	
IR123	TTXIRRF	TXIR pin rise time and fall time	—		10	ns	50 pF load (Note 2)

Note 1: Data in the Typical ("Typ") column is at 5V, +25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

2: These parameters (shaded) are characterized but are not tested. These values should be used for design guidance only.

3: The TX pin operation may be asynchronous to the 16XCLK pin. This is the error from the desired baud rate for the system.

4: The TXIR pin operation is synchronous to the 16XCLK pin. Any error present on the 16XCLK pin (Parameter 1C) will be refelected on the TXIR pin.

5: This specification is not tested. This value is from the design target.




TABLE 4-7:	TX AND TXIR REQUIREMENTS

AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature: -40 °C \leq TA \leq +125°C (Extended) Operating Voltage VDD range is described in Section 4.1 "DC Characteristics".				25°C (Extended)
Param. No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
IR113	TTXRF	TX pin rise time and fall time			25	ns	Note 2
IR114	TtxJ	TX to 16XCLK jitter	_		1	TXCLK	Note 2
IR120	TtxL2txirH	TX falling edge (↓) to TXIR rising edge (↑) ⁽¹⁾	7	_	8	TXCLK	
	TTXIRPW	TXIR pulse width	Smaller of		Smaller of		
IR121A			3	_	3	TXCLK	At 115200 baud
IR121B			1.41	3.5	5	μs	At 9600 baud (Note 3)
IR122	TTXIRP	TXIR bit period	—	16	—	TXCLK	
20C	TTXIRR	TXIR pin rise time	_	10	25	ns	VDD ≥ 2.7V (Note 2)
20D				10	60	ns	VDD = 1.8V (Note 2)
21C	TtxirF	TXIR pin fall time	_	10	25	ns	Note 2

Note 1: Data in the Typical ("Typ") column is at 5V, +25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

2: These parameters (shaded) are characterized but are not tested. These values should be used for design guidance only.

3: This specification is not tested. This value is from the design target