# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# **MCP2517FD**

## **External CAN FD Controller with SPI Interface**

## Features

## <u>General</u>

- External CAN FD Controller with SPI Interface
- · Arbitration Bit Rate up to 1 Mbps
- · Data Bit Rate up to 8 Mbps
- · CAN FD Controller modes
  - Mixed CAN 2.0B and CAN FD mode
    CAN 2.0B mode
- Conforms to ISO 11898-1:2015

#### Message FIFOs

- 31 FIFOs, configurable as transmit or receive FIFOs
- One Transmit Queue (TXQ)
- · Transmit Event FIFO (TEF) with 32 bit time stamp

#### Message Transmission

- Message transmission prioritization:
  - Based on priority bit field, and/or
  - Message with lowest ID gets transmitted first using the Transmit Queue (TXQ)
- Programmable automatic retransmission attempts: unlimited, 3 attempts or disabled

### Message Reception

- 32 Flexible Filter and Mask Objects
- Each object can be configured to filter either:
- Standard ID + first 18 data bits, or
- Extended ID
- 32-bit Time Stamp

### **Special Features**

- VDD: 2.7 to 5.5V
- Active current: max. 20 mA at 5.5 V, 40 MHz CAN clock
- Sleep current: 10 µA, typical
- · Message objects are located in RAM: 2 KB
- Up to 3 configurable interrupt pins
- Bus Health Diagnostics and Error counters
- Transceiver standby control
- Start of frame pin for indicating the beginning of messages on the bus
- · Temperature ranges:
  - High (H): -40°C to +150°C

#### **Oscillator Options**

- 40, 20 or 4 MHz crystal, or ceramic resonator; or external clock input
- Clock output with prescaler

#### SPI Interface

- Up to 20 MHz SPI clock speed
- Supports SPI modes 0,0 and 1,1
- Registers and bit fields are arranged in a way to enable efficient access via SPI


### Safety Critical Systems

- SPI commands with CRC to detect noise on SPI interface
- Error Correction Code (ECC) protected RAM

#### **Additional Features**

- GPIO pins: INT0 and INT1 can be configured as general purpose I/O
- Open drain outputs: TXCAN, INT, INTO, and INT1 pins can be configured as push/pull or open drain outputs

## Package Types



## 1.0 DEVICE OVERVIEW

The MCP2517FD is a cost-effective and small-footprint CAN FD controller that can be easily added to a microcontroller with an available SPI interface. Therefore, a CAN FD channel can be easily added to a microcontroller that is either lacking a CAN FD peripheral, or that doesn't have enough CAN FD channels.


The MCP2517FD supports both, CAN frames in the Classical format (CAN2.0B) and CAN Flexible Data Rate (CAN FD) format, as specified in ISO 11898-1:2015.

## 1.1 Block Diagram

Figure 1.1 shows the block diagram of the MCP2517FD. The MCP2517FD contains the following main blocks:

- The CAN FD Controller module implements the CAN FD protocol and contains the FIFOs, and Filters.
- The SPI interface is used to control the device by accessing SFRs and RAM.
- The RAM controller arbitrates the RAM accesses between the SPI and CAN FD Controller module.
- The Message RAM is used to store the data of the Message Objects.
- · The oscillator generates the CAN clock.
- The Internal LDO and POR circuit.
- The I/O control.

Note 1: This data sheet summarizes the features of the MCP2517FD. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "MCP25xxFD Family Reference Manual".



## FIGURE 1-1: MCP2517FD BLOCK DIAGRAM

## 1.2 Pin Out Description

Table 1-1 describes the functions of the pins.

## TABLE 1-1: MCP2517FD STANDARD PINOUT VERSION

| Pin Name             | SOIC | VDFN | Pin Type | Description  |
|----------------------|------|------|----------|--|
| TXCAN                | 1    | 1    | 0        | Transmit output to CAN FD transceiver                                |
| RXCAN                | 2    | 2    | I        | Receive input from CAN FD transceiver                                |
| CLKO/SOF             | 3    | 3    | 0        | Clock output/Start of Frame output                                   |
| INT                  | 4    | 4    | 0        | Interrupt output (active low)  |
| OSC2                 | 5    | 5    | 0        | External oscillator output   |
| OSC1                 | 6    | 6    | I        | External oscillator input  |
| VSS                  | 7    | 7    | Р        | Ground   |
| INT1/GPIO1           | 8    | 8    | I/O      | RX Interrupt output (active low)/GPIO                                |
| INT0/GPIO0/<br>XSTBY | 9    | 9    | I/O      | TX Interrupt output (active low)/GPIO/<br>Transceiver Standby output |
| SCK                  | 10   | 10   | I        | SPI clock input  |
| SDI                  | 11   | 11   | I        | SPI data input   |
| SDO                  | 12   | 12   | 0        | SPI data output  |
| nCS                  | 13   | 13   | I        | SPI chip select input  |
| VDD                  | 14   | 14   | Р        | Positive Supply  |
| EP                   | -    | 15   | Р        | Exposed Pad; connect to VSS  |

**Legend:** P = Power, I = Input, O = Output

## **1.3** Typical Application

Figure 1-2 shows an example of a typical application of the MCP2517FD. In this example, the microcontroller operates at 3.3V.


The MCP2517FD interfaces directly with microcontrollers operating at 2.7V to 5.5V. In addition, the MCP2517FD connects directly to high-speed CAN FD transceivers. There are no external level shifters required when connecting VDD of the MCP2517FD and the microcontroller to VIO of the transceiver. The VDD of the CAN FD transceiver is connected to 5V.

The SPI interface is used to configure and control the CAN FD controller.

The MCP2517FD signals interrupts to the microcontroller using INT, INTO and INT1. Interrupts need to be cleared by the microcontroller through SPI.

The CLKO pin provides the clock to the microcontroller.

## FIGURE 1-2: MCP2517FD INTERFACING WITH A 3.3V MICROCONTROLLER



## 2.0 CAN FD CONTROLLER MODULE


Figure 2-1 shows the main blocks of the CAN FD Controller module:

- The CAN FD Controller module has multiple modes:
  - Configuration
  - Normal CAN FD
  - Normal CAN 2.0
  - Sleep
  - Listen Only
  - Restricted Operation
  - Internal and External Loop back modes
- The CAN FD Bit Stream Processor (BSP) implements the Medium Access Control of the CAN FD protocol described in ISO 11898-1:2015. It serializes and de-serializes the bit stream, encodes and decodes the CAN FD frames, manages the medium access, acknowledges frames, and detects and signals errors.
- The TX Handler prioritizes the messages that are requested for transmission by the Transmit FIFOs. It uses the RAM Interface to fetch the transmit data from RAM and provides it to the BSP for transmission.
- The BSP provides received messages to the RX Handler. The RX Handler uses the Acceptance Filter to filter out messages that shall be stored into Receive FIFOs. It uses the RAM Interface to store received data into RAM.

- Each FIFO can be configured either as a Transmit or Receive FIFO. The FIFO Control keeps track of the FIFO Head and Tail, and calculates the User Address. For a TX FIFO, the User Address points to the address in RAM where the data for the next transmit message shall be stored. For a RX FIFO, the User Address points to the address in RAM where the data of the next receive message shall be read. The User notifies the FIFO that a message was written to or read from RAM by incrementing the Head/Tail of the FIFO.
- The Transmit Queue (TXQ) is a special transmit FIFO that transmits the messages based on the ID of the messages stored in the queue.
- The Transmit Event FIFO (TEF) stores the message IDs of the transmitted messages.
- A free-running Time Base Counter is used to time stamp received messages. Messages in the TEF can also be time stamped.
- The CAN FD Controller module generates interrupts when new messages are received or when messages were transmitted successfully.
- The Special Function Registers (SFR) are used to control and to read the status of the CAN FD Controller module.

Note 1: This data sheet summarizes the features of the CAN FD Controller module. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "MCP25xxFD Family Reference Manual".

FIGURE 2-1: CAN FD CONTROLLER MODULE BLOCK DIAGRAM



## MCP2517FD

NOTES:

## 3.0 MEMORY ORGANIZATION

Figure 3-1 illustrates the main sections of the memory and its address ranges:

- MCP2517FD Special Function Registers (SFR)
- CAN FD Controller Module SFR
- Message Memory (RAM)

The SFR are 32 bit wide. The LSB is located at the lower address, e.g., the LSB of C1CON is located at address 0x000, while its MSB is located at address 0x003.

Table 3-1 lists the MCP2517FD specific registers. The first column contains the address of the SFR.

Table 3-2 lists the registers of the CAN FD Controller Module. The first column contains the address of the SFR.

### FIGURE 3-1: MEMORY MAP

| MSB<br>Address | ◄   | 32                     | bit                  |     | LSB<br>Address |  |  |
|----------------|-----|------------------------|----------------------|-----|----------------|--|--|
| 0x003          | MSB |                        |                      | LSB | 0x000          |  |  |
|                | CAN | FD Contro<br>(752 E    | ller Module<br>3YTE) | SFR |                |  |  |
| 0x2EF          |     |                        |                      |     | 0x2EC          |  |  |
| 0x2F3          |     |                        | emented<br>BYTE)     |     | 0x2F0          |  |  |
| 0x3FF<br>0x403 |     | (=-==                  | ,                    |     | 0x3FC<br>0x400 |  |  |
|                |     |                        | M<br>YTE)            |     |                |  |  |
| 0xBFF<br>0xC03 |     | Unimple<br>(512 E      | emented<br>3YTE)     |     | 0xBFC<br>0xC00 |  |  |
| 0xDFF<br>0xE03 |     | MCP251                 | 7FD SFR<br>YTE)      |     | 0xDFC<br>0xE00 |  |  |
| 0xE13          |     | (20 B                  | T (E)                |     | 0xE10<br>0xE14 |  |  |
| 0xE17          |     | Reserved<br>(492 BYTE) |                      |     |                |  |  |
| 0xFFF          |     |                        |                      | 1   | 0xFFC          |  |  |

| Address            | Name    |       | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------------|---------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| E03                | OSC     | 31:24 | _                 | _                 | —                 | —                 | —                 | _                 | —                | _                |
| E02                |         | 23:16 | _                 | _                 | _                 | _                 | _                 | _                 | _                |                  |
| E01                |         | 15:8  | _                 | _                 | _                 | SCLKRDY           | _                 | OSCRDY            | _                | PLLRDY           |
| E00 <sup>(1)</sup> |         | 7:0   | _                 | CLKOD             | IV<1:0>           | SCLKDIV           | _                 | OSCDIS            | _                | PLLEN            |
|                    | IOCON   | 31:24 | _                 | INTOD             | SOF               | TXCANOD           | —                 |                   | PM1              | PM0              |
|                    |         | 23:16 | _                 | _                 | _                 | _                 | _                 | _                 | GPIO1            | GPIO0            |
|                    |         | 15:8  | _                 | _                 | —                 | —                 | _                 | _                 | LAT1             | LAT0             |
| E04                |         | 7:0   |                   | XSTBYEN           | _                 | _                 | _                 | -                 | TRIS1            | TRIS0            |
|                    | CRC     | 31:24 | _                 | _                 | _                 | _                 | _                 | _                 | FERRIE           | CRCERRIE         |
|                    |         | 23:16 |                   |                   | _                 | _                 | _                 |                   | FERRIF           | CRCERRIF         |
|                    |         | 15:8  |                   |                   |                   | CRC<              | 15:8>             |                   |                  |                  |
| E08                |         | 7:0   |                   |                   |                   | CRC               | <7:0>             |                   |                  |                  |
| -                  | ECCCON  | 31:24 |                   | _                 | —                 | —                 |                   | _                 | —                | —                |
|                    |         | 23:16 | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |
|                    |         | 15:8  | _                 |                   |                   |                   | PARITY<6:0>       |                   |                  |                  |
| E0C                |         | 7:0   |                   | -                 | _                 | _                 | _                 | DEDIE             | SECIE            | ECCEN            |
|                    | ECCSTAT | 31:24 | _                 | ERRADDR<11:8>     |                   |                   |                   |                   |                  |                  |
|                    |         | 23:16 |                   |                   |                   | ERRADI            | DR<7:0>           |                   |                  |                  |
|                    |         | 15:8  | _                 | _                 | _                 | _                 | _                 | _                 | _                | _                |
| E10                |         | 7:0   |                   | -                 | _                 | _                 | _                 | DEDIF             | SECIF            | _                |

## TABLE 3-1: MCP2517FD REGISTER SUMMARY

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

| C1CON    | 24.04                                 |  |   |  | 28/20/12/4   | 27/19/11/3   | 26/18/10/2   | 25/17/9/1  | 24/16/8/0  |  |  |  |
|----------|---------------------------------------|--|---|--|--|--|--|--|--|--|--|--|
|          | 31:24                                 |  | TXBWS   | S<3:0>   |  | ABAT   |  | REQOP<2:0>   |  |  |  |  |
|          | 23:16                                 |  | OPMOD<2:0>  |  | TXQEN  | STEF   | SERR2LOM   | ESIGM  | RTXAT  |  |  |  |
|          | 15:8                                  | —  | —   | —  | BRSDIS   | BUSY   | WFT  | <1:0>  | WAKFIL   |  |  |  |
|          | 7:0                                   | —  | PXEDIS  | ISOCRCEN   |  |  | DNCNT<4:0>   |  |  |  |  |  |
| C1NBTCFG | 31:24                                 |  |   |  | BRP<   | 7:0>   |  |  |  |  |  |  |
|          | 23:16                                 |  |   |  | TSEG1  | <7:0>  |  |  |  |  |  |  |
|          | 15:8                                  | _  |   |  |  | TSEG2<6:0>   |  |  |  |  |  |  |
|          | 7:0                                   | _  |   |  |  | SJW<6:0>   |  |  |  |  |  |  |
| C1DBTCFG | 31:24                                 |  |   | 1  | BRP<   | 7:0>   |  |  |  |  |  |  |
|          | 23:16                                 | _  | —   | _  |  | TSEG1<4:0>   |  |  |  |  |  |  |
|          | 15:8 — — — —                          |  |   |  |  | TSEG   | 2<3:0>   |  |  |  |  |  |
|          | 7:0                                   | _  | —   | _  | _  |  | SJW  | <3:0>  |  |  |  |  |
| C1TDC    | 31:24                                 | _  | —   | _  | _  | _  | _  | EDGFLTEN   | SID11EN  |  |  |  |
|          | 23:16                                 | _  | —   | —  | —  | —  | —  | TDCMO  | D<1:0>   |  |  |  |
|          | 15:8                                  | _  |   |  |  |  |  |  |  |  |  |  |
|          | 7:0                                   | _  | —   |  |  | TDCV   | /<5:0>   |  |  |  |  |  |
| C1TBC    | 31:24                                 |  | TBC<31:24>  |  |  |  |  |  |  |  |  |  |
|          | 23:16                                 |  |   |  | TBC<2  | 3:16>  |  |  |  |  |  |  |
|          | 15:8                                  |  |   |  |  |  |  |  |  |  |  |  |
|          | 7:0                                   |  |   |  | TBC<   | 7:0>   | -  |  |  |  |  |  |
| C1TSCON  | 31:24                                 | _  | —   | _  | _  | _  | _  | _  |  |  |  |  |
|          | 23:16                                 | _  | _   | _  | _  | _  | TSRES  |  | TBCEN  |  |  |  |
|          | 15:8                                  | _  | —   | _  | _  | —  | —  | TBCPR  | E<9:8>   |  |  |  |
|          | 7:0                                   |  |   |  | TBCPRI   | E<7:0>   |  |  |  |  |  |  |
| C1VEC    | 31:24                                 | - RXCODE<6:0>  |   |  |  |  |  |  |  |  |  |  |
|          | -                                     | _  |   |  |  |  |  |  |  |  |  |  |
|          |                                       |  |   |  |  |  |  |  |  |  |  |  |
|          |                                       |  |   |  |  |  |  |  |  |  |  |  |
| C1INT    |                                       |  |   | CERRIE   |  |  |  |  | ECCIE  |  |  |  |
|          |                                       |  |   | _  |  |  |  |  | TXIE   |  |  |  |
|          |                                       |  |   | -  |  |  |  |  | ECCIF  |  |  |  |
|          |                                       | _  |   | —  |  |  | TBCIF  | RXIF   | TXIF   |  |  |  |
| C1RXIF   | -                                     |  |   |  |  |  |  |  |  |  |  |  |
|          |                                       |  |   |  |  |  |  |  |  |  |  |  |
|          |                                       |  |   |  |  | 15:8>  |  |  |  |  |  |  |
| 0473/15  |                                       |  |   |  |  | 4.04   |  |  | _  |  |  |  |
| CTIXIF   | -                                     |  |   |  |  |  |  |  |  |  |  |  |
|          |                                       |  |   |  |  |  |  |  |  |  |  |  |
|          |                                       |  |   |  |  |  |  |  |  |  |  |  |
|          |                                       |  |   |  |  |  |  |  |  |  |  |  |
| UTRAUVIE |                                       |  |   |  |  |  |  |  |  |  |  |  |
|          |                                       |  |   |  |  |  |  |  |  |  |  |  |
|          |                                       |  |   |  |  | < 15:82  |  |  |  |  |  |  |
|          | 7:0                                   |  |   |  | RFOVIF<7:1>  | 21.04-   |  |  | —  |  |  |  |
|          |                                       |  |   |  | TFATIF<  | 31:24>   |  |  |  |  |  |  |
| C1TXATIF | 31:24                                 |  |   |  |  |  |  |  |  |  |  |  |
| C1TXATIF | 31:24<br>23:16<br>15:8                |  |   |  | TFATIF<  | 23:16>   |  |  |  |  |  |  |
|          | C1DBTCFG<br>C1TDC<br>C1TBC<br>C1TSCON | 15:87:02:12:12:115:87:015:82:115:87:011:242:12:115:87:0C1TDC11:242:12:115:87:0C1TBC15:87:0C1TSCON11:242:12:115:87:0C1TSCON11:242:12:115:87:0C1TVEC15:87:0C1TXIF15:87:0C1TXIF15:87:0C1TXIF15:87:0C1TXIF2:115:87:0C1TXIF2:115:87:0C1TXIF2:12:115:87:0C1TXIF2:115:87:0C1TXIF15:87:0C1TXIF2:12:115:87:0C12:12:115:87:0C115:87:015:87:015:87:015:87:015:815:87:015:815:81 | 15:87:0C1NBTCFG31:2423:1615:87:023:16C1DBTCFG31:2423:1615:823:1623:1623:1615:823:1615:8 <tr< td=""><td>15:8——7:0—PXEDISC1NBTCFG31:24—15:8—17:0—1C1DBTCFG31:24—15:8117:011C1TDC31:24115:811C1TDC31:24123:1611C1TDC31:24115:811C1TBC31:24115:811C1TBC31:24115:8117:011C1TSCON31:24115:8117:011C1VEC31:24115:8117:011C1NT31:24115:8117:011C1INT31:24115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:811<tr< td=""><td>15:87:0PXEDISISOCRCEN23:1615:87:023:1623:1615:815:823:1615:823:1615:8IVMIFVAKIE15:8IVMIF15:8IVMIF15:815:815:8IVMIFVAKIF15:815:815:815:815:815:815:815:815:8<td>15.8PRSDIS7.0PXEDISISOCRCEN23.16TSEGI7.0SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP7.0TBC23.16TBC15.8TBC23.16TBC23.16TBC15.8TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC15.8SERRIF23.16TE15.815.8I15.8ISERRIF23.16SERRIF15.8ISERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF15.8<t< td=""><td>15.8           BRSDIS         BUSY           7.0          PXEDIS         ISOCRCEN           21.4          BRP&lt;7.0&gt;           23.6          TSEGI           7.0          BRP&lt;7.0&gt;           15.8          TSEG2           7.0          BRP&lt;7.0&gt;           23.16          SUM&lt;</td>           7.0          BRP&lt;7.0&gt;           23.16          SUM         SUM           7.0           SUM         SUM           23.16               7.0               23.16               15.8           TDC            15.8          TBC         TBC            15.8               15.8               15.8           -        </t<></td><td>158BRSDISBUSYWFT7.0PXEDISISOCRCENDNCNT&lt;4.0&gt;31:4BRP&lt;7.0&gt;158TSEGI-7.0&gt;158SKR057.0BRP&lt;7.0&gt;23:16BRP&lt;7.0&gt;23:16BRP&lt;7.0&gt;1581581587.01587.023:161587.01581587.01587.0TBC&lt;31:24&gt;23:161587.07.01587.07.17.27.37.47.51587.07.17.27.37.47.51587.67.71587.6<td>16.8           BRSDIS         BUSY         WFF&lt;1:0&gt;           7.0          PXEDIS         ISOCRCEN         DICNT -4:0&gt;           23:16          SRP-7.0&gt;         SRP-7.0&gt;           15:8          SRP-7.0&gt;         SRP-7.0&gt;           15:8          SRP-7.0&gt;         SRP-7.0&gt;           23:16          SRP-7.0&gt;         SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16            EDGFLTEN           23:16            TDCO-6:0&gt;           7:0           TDCO-6:0&gt;         TDCO-6:0&gt;           7:0           TBC-23:16&gt;         TSEGI-7:0&gt;           15:8            TSEGI-7:0&gt;           15:8               15:8          -             15:8          -</td></td></td></tr<></td></tr<> | 15:8——7:0—PXEDISC1NBTCFG31:24—15:8—17:0—1C1DBTCFG31:24—15:8117:011C1TDC31:24115:811C1TDC31:24123:1611C1TDC31:24115:811C1TBC31:24115:811C1TBC31:24115:8117:011C1TSCON31:24115:8117:011C1VEC31:24115:8117:011C1NT31:24115:8117:011C1INT31:24115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:81115:811 <tr< td=""><td>15:87:0PXEDISISOCRCEN23:1615:87:023:1623:1615:815:823:1615:823:1615:8IVMIFVAKIE15:8IVMIF15:8IVMIF15:815:815:8IVMIFVAKIF15:815:815:815:815:815:815:815:815:8<td>15.8PRSDIS7.0PXEDISISOCRCEN23.16TSEGI7.0SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP7.0TBC23.16TBC15.8TBC23.16TBC23.16TBC15.8TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC15.8SERRIF23.16TE15.815.8I15.8ISERRIF23.16SERRIF15.8ISERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF15.8<t< td=""><td>15.8           BRSDIS         BUSY           7.0          PXEDIS         ISOCRCEN           21.4          BRP&lt;7.0&gt;           23.6          TSEGI           7.0          BRP&lt;7.0&gt;           15.8          TSEG2           7.0          BRP&lt;7.0&gt;           23.16          SUM&lt;</td>           7.0          BRP&lt;7.0&gt;           23.16          SUM         SUM           7.0           SUM         SUM           23.16               7.0               23.16               15.8           TDC            15.8          TBC         TBC            15.8               15.8               15.8           -        </t<></td><td>158BRSDISBUSYWFT7.0PXEDISISOCRCENDNCNT&lt;4.0&gt;31:4BRP&lt;7.0&gt;158TSEGI-7.0&gt;158SKR057.0BRP&lt;7.0&gt;23:16BRP&lt;7.0&gt;23:16BRP&lt;7.0&gt;1581581587.01587.023:161587.01581587.01587.0TBC&lt;31:24&gt;23:161587.07.01587.07.17.27.37.47.51587.07.17.27.37.47.51587.67.71587.6<td>16.8           BRSDIS         BUSY         WFF&lt;1:0&gt;           7.0          PXEDIS         ISOCRCEN         DICNT -4:0&gt;           23:16          SRP-7.0&gt;         SRP-7.0&gt;           15:8          SRP-7.0&gt;         SRP-7.0&gt;           15:8          SRP-7.0&gt;         SRP-7.0&gt;           23:16          SRP-7.0&gt;         SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16            EDGFLTEN           23:16            TDCO-6:0&gt;           7:0           TDCO-6:0&gt;         TDCO-6:0&gt;           7:0           TBC-23:16&gt;         TSEGI-7:0&gt;           15:8            TSEGI-7:0&gt;           15:8               15:8          -             15:8          -</td></td></td></tr<> | 15:87:0PXEDISISOCRCEN23:1615:87:023:1623:1615:815:823:1615:823:1615:8IVMIFVAKIE15:8IVMIF15:8IVMIF15:815:815:8IVMIFVAKIF15:815:815:815:815:815:815:815:815:8 <td>15.8PRSDIS7.0PXEDISISOCRCEN23.16TSEGI7.0SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP7.0TBC23.16TBC15.8TBC23.16TBC23.16TBC15.8TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC15.8SERRIF23.16TE15.815.8I15.8ISERRIF23.16SERRIF15.8ISERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF15.8<t< td=""><td>15.8           BRSDIS         BUSY           7.0          PXEDIS         ISOCRCEN           21.4          BRP&lt;7.0&gt;           23.6          TSEGI           7.0          BRP&lt;7.0&gt;           15.8          TSEG2           7.0          BRP&lt;7.0&gt;           23.16          SUM&lt;</td>           7.0          BRP&lt;7.0&gt;           23.16          SUM         SUM           7.0           SUM         SUM           23.16               7.0               23.16               15.8           TDC            15.8          TBC         TBC            15.8               15.8               15.8           -        </t<></td> <td>158BRSDISBUSYWFT7.0PXEDISISOCRCENDNCNT&lt;4.0&gt;31:4BRP&lt;7.0&gt;158TSEGI-7.0&gt;158SKR057.0BRP&lt;7.0&gt;23:16BRP&lt;7.0&gt;23:16BRP&lt;7.0&gt;1581581587.01587.023:161587.01581587.01587.0TBC&lt;31:24&gt;23:161587.07.01587.07.17.27.37.47.51587.07.17.27.37.47.51587.67.71587.6<td>16.8           BRSDIS         BUSY         WFF&lt;1:0&gt;           7.0          PXEDIS         ISOCRCEN         DICNT -4:0&gt;           23:16          SRP-7.0&gt;         SRP-7.0&gt;           15:8          SRP-7.0&gt;         SRP-7.0&gt;           15:8          SRP-7.0&gt;         SRP-7.0&gt;           23:16          SRP-7.0&gt;         SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16            EDGFLTEN           23:16            TDCO-6:0&gt;           7:0           TDCO-6:0&gt;         TDCO-6:0&gt;           7:0           TBC-23:16&gt;         TSEGI-7:0&gt;           15:8            TSEGI-7:0&gt;           15:8               15:8          -             15:8          -</td></td> | 15.8PRSDIS7.0PXEDISISOCRCEN23.16TSEGI7.0SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP23.16SRP7.0TBC23.16TBC15.8TBC23.16TBC23.16TBC15.8TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC23.16TBC15.8SERRIF23.16TE15.815.8I15.8ISERRIF23.16SERRIF15.8ISERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF23.16SERRIF15.8ISERRIF15.8 <t< td=""><td>15.8           BRSDIS         BUSY           7.0          PXEDIS         ISOCRCEN           21.4          BRP&lt;7.0&gt;           23.6          TSEGI           7.0          BRP&lt;7.0&gt;           15.8          TSEG2           7.0          BRP&lt;7.0&gt;           23.16          SUM&lt;</td>           7.0          BRP&lt;7.0&gt;           23.16          SUM         SUM           7.0           SUM         SUM           23.16               7.0               23.16               15.8           TDC            15.8          TBC         TBC            15.8               15.8               15.8           -        </t<> | 15.8           BRSDIS         BUSY           7.0          PXEDIS         ISOCRCEN           21.4          BRP<7.0>           23.6          TSEGI           7.0          BRP<7.0>           15.8          TSEG2           7.0          BRP<7.0>           23.16          SUM< | 158BRSDISBUSYWFT7.0PXEDISISOCRCENDNCNT<4.0>31:4BRP<7.0>158TSEGI-7.0>158SKR057.0BRP<7.0>23:16BRP<7.0>23:16BRP<7.0>1581581587.01587.023:161587.01581587.01587.0TBC<31:24>23:161587.07.01587.07.17.27.37.47.51587.07.17.27.37.47.51587.67.71587.6 <td>16.8           BRSDIS         BUSY         WFF&lt;1:0&gt;           7.0          PXEDIS         ISOCRCEN         DICNT -4:0&gt;           23:16          SRP-7.0&gt;         SRP-7.0&gt;           15:8          SRP-7.0&gt;         SRP-7.0&gt;           15:8          SRP-7.0&gt;         SRP-7.0&gt;           23:16          SRP-7.0&gt;         SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16           SRP-7.0&gt;           23:16            EDGFLTEN           23:16            TDCO-6:0&gt;           7:0           TDCO-6:0&gt;         TDCO-6:0&gt;           7:0           TBC-23:16&gt;         TSEGI-7:0&gt;           15:8            TSEGI-7:0&gt;           15:8               15:8          -             15:8          -</td> | 16.8           BRSDIS         BUSY         WFF<1:0>           7.0          PXEDIS         ISOCRCEN         DICNT -4:0>           23:16          SRP-7.0>         SRP-7.0>           15:8          SRP-7.0>         SRP-7.0>           15:8          SRP-7.0>         SRP-7.0>           23:16          SRP-7.0>         SRP-7.0>           23:16           SRP-7.0>           23:16           SRP-7.0>           23:16           SRP-7.0>           23:16            EDGFLTEN           23:16            TDCO-6:0>           7:0           TDCO-6:0>         TDCO-6:0>           7:0           TBC-23:16>         TSEGI-7:0>           15:8            TSEGI-7:0>           15:8               15:8          -             15:8          - |  |  |  |

| TABLE 3-2: | CAN FD CONTROLLER MODULE REGISTER SUMMARY |
|------------|---|
| IADEL V-2. |   |

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

| Addr. | Name                    |                | Bit<br>31/23/15/7         | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4           | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |
|-------|-------------------------|----------------|---------------------------|-------------------|-------------------|-----------------------------|-------------------|-------------------|------------------|------------------|--|--|--|
|       | C1TXREQ                 | 31:24          | •                         |                   |                   | TXREQ<                      | <31:24>           | •                 |                  | •                |  |  |  |
|       |                         | 23:16          |                           |                   |                   | TXREQ<                      | <23:16>           |                   |                  |                  |  |  |  |
|       |                         | 15:8           |                           | TXREQ<15:8>       |                   |                             |                   |                   |                  |                  |  |  |  |
| 30    |                         | 7:0            | TXREQ<7:0>                |                   |                   |                             |                   |                   |                  |                  |  |  |  |
|       | C1TREC                  | 31:24          | —                         |                   | —                 | —                           | —                 | —                 | —                | —                |  |  |  |
|       |                         | 23:16          | _                         | _                 | TXBO              | TXBP                        | RXBP              | TXWARN            | RXWARN           | EWARN            |  |  |  |
|       |                         | 15:8           |                           | TEC<7:0>          |                   |                             |                   |                   |                  |                  |  |  |  |
| 34    |                         | 7:0            |                           |                   |                   | REC<                        | :7:0>             |                   |                  |                  |  |  |  |
|       | C1BDIAG0                | 31:24          |                           |                   |                   | DTERRC                      | NT<7:0>           |                   |                  |                  |  |  |  |
|       |                         | 23:16          |                           |                   |                   | DRERRC                      | NT<7:0>           |                   |                  |                  |  |  |  |
|       |                         | 15:8           |                           | NTERRCNT<7:0>     |                   |                             |                   |                   |                  |                  |  |  |  |
| 38    |                         | 7:0            |                           |                   |                   | NRERRC                      | NT<7:0>           | -                 |                  |                  |  |  |  |
|       | C1BDIAG1                | 31:24          | DLCMM                     | ESI               | DCRCERR           |                             | DFORMERR          | —                 | DBIT1ERR         | DBIT0ERR         |  |  |  |
|       |                         | 23:16          | TXBOERR                   | _                 | NCRCERR           |                             | NFORMERR          | NACKERR           | NBIT1ERR         | NBIT0ERR         |  |  |  |
|       |                         | 15:8           |                           |                   |                   | EFMSGC                      | NT<15:8>          |                   |                  |                  |  |  |  |
| 3C    |                         | 7:0            |                           |                   |                   | EFMSGC                      | NT<7:0>           |                   |                  |                  |  |  |  |
|       | C1TEFCON                | 31:24          | _                         | _                 | _                 |                             |                   | FSIZE<4:0>        |                  | i                |  |  |  |
|       |                         | 23:16          | _                         | _                 | _                 | _                           | _                 | —                 | —                | -                |  |  |  |
|       |                         | 15:8           | —                         | —                 | —                 | —                           | —                 | FRESET            | —                | UINC             |  |  |  |
| 40    |                         | 7:0            | _                         | _                 | TEFTSEN           | —                           | TEFOVIE           | TEFFIE            | TEFHIE           | TEFNEIE          |  |  |  |
|       | C1TEFSTA                | 31:24          | _                         | _                 | _                 | _                           | _                 | _                 | _                |                  |  |  |  |
|       |                         | 23:16          | _                         | _                 | _                 | _                           | _                 | _                 |                  |                  |  |  |  |
|       |                         | 15:8           | _                         | _                 | _                 | _                           |                   |                   |                  |                  |  |  |  |
| 44    |                         | 7:0            |                           |                   |                   |                             | TEFOVIF           | TEFFIF            | TEFHIF           | TEFNEIF          |  |  |  |
|       | C1TEFUA                 | 31:24          |                           | TEFUA<31:24>      |                   |                             |                   |                   |                  |                  |  |  |  |
|       |                         | 23:16          | TEFUA<23:16>              |                   |                   |                             |                   |                   |                  |                  |  |  |  |
| 40    |                         | 15:8           | TEFUA<15:8><br>TEFUA<7:0> |                   |                   |                             |                   |                   |                  |                  |  |  |  |
| 48    | Reserved <sup>(2)</sup> | 7:0            |                           |                   |                   |                             |                   |                   |                  |                  |  |  |  |
|       | Reserved                | 31:24<br>23:16 |                           |                   |                   | Reserved<br>Reserved        |                   |                   |                  |                  |  |  |  |
|       |                         | 15:8           |                           |                   |                   |                             |                   |                   |                  |                  |  |  |  |
| 4C    |                         | 7:0            |                           | Reserved<15:8>    |                   |                             |                   |                   |                  |                  |  |  |  |
| 40    | C1TXQCON                | 31:24          |                           | PLSIZE<2:0>       |                   | Reserved<7:0><br>FSIZE<4:0> |                   |                   |                  |                  |  |  |  |
|       | CHAQCON                 | 23:16          | _                         | TXAT              | <1.0>             |                             |                   | TXPRI<4:0>        |                  |                  |  |  |  |
|       |                         | 15:8           | _                         | _                 | _                 | _                           | _                 | FRESET            | TXREQ            | UINC             |  |  |  |
| 50    |                         | 7:0            | TXEN                      |                   | _                 | TXATIE                      | _                 | TXQEIE            | _                | TXQNIE           |  |  |  |
|       | C1TXQSTA                | 31:24          | _                         | _                 | _                 | _                           | _                 | -                 | _                | -                |  |  |  |
|       |                         | 23:16          | _                         | _                 | _                 | _                           | _                 | _                 | _                | _                |  |  |  |
|       |                         | 15:8           | _                         | _                 | _                 |                             |                   | TXQCI<4:0>        |                  |                  |  |  |  |
| 54    |                         | 7:0            | TXABT                     | TXLARB            | TXERR             | TXATIF                      |                   | TXQEIF            |                  | TXQNIF           |  |  |  |
|       | C1TXQUA                 | 31:24          |                           |                   |                   | TXQUA                       | <31:24>           |                   |                  |                  |  |  |  |
|       |                         | 23:16          |                           |                   |                   | TXQUA<                      |                   |                   |                  |                  |  |  |  |
|       |                         | 15:8           |                           |                   |                   | TXQUA                       |                   |                   |                  |                  |  |  |  |
| 58    |                         | 7:0            |                           |                   |                   | TXQUA                       | <7:0>             |                   |                  |                  |  |  |  |

## TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

|          | Name                     |                 | 31/23/15/7 | Bit<br>30/22/14/6  | Bit<br>29/21/13/5 | Bit<br>28/20/12/4                    | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |
|----------|--------------------------|-----------------|------------|--------------------|-------------------|--------------------------------------|-------------------|-------------------|------------------|------------------|--|--|--|
|          | C1FIFOCON1               | 31:24           |            | PLSIZE<2:0>        |                   |                                      |                   | FSIZE<4:0>        |                  |                  |  |  |  |
|          |                          | 23:16           | —          | TXAT               | <1:0>             |                                      |                   | TXPRI<4:0>        |                  |                  |  |  |  |
|          |                          | 15:8            | —          | _                  | —                 | —                                    | _                 | FRESET            | TXREQ            | UINC             |  |  |  |
| 5C       |                          | 7:0             | TXEN       | RTREN              | RXTSEN            | TXATIE                               | RXOVIE            | TFERFFIE          | TFHRFHIE         | TFNRFNI          |  |  |  |
|          | C1FIFOSTA1               | 31:24           | _          | _                  | _                 | _                                    | _                 | _                 | _                | —                |  |  |  |
|          |                          | 23:16           | _          |                    | _                 | _                                    | -                 | _                 | _                | _                |  |  |  |
|          |                          | 15:8            | _          | _                  | _                 |                                      |                   | FIFOCI<4:0>       |                  |                  |  |  |  |
| 60       |                          | 7:0             | TXABT      | TXLARB             | TXERR             | TXATIF                               | RXOVIF            | TFERFFIF          | TFHRFHIF         | TFNRFNI          |  |  |  |
|          | C1FIFOUA1                | 31:24           |            |                    |                   | FIFOUA                               | <31:24>           |                   |                  |                  |  |  |  |
|          |                          | 23:16           |            | FIFOUA<23:16>      |                   |                                      |                   |                   |                  |                  |  |  |  |
|          |                          | 15:8            |            | FIFOUA<15:8>       |                   |                                      |                   |                   |                  |                  |  |  |  |
| 64       |                          | 7:0 FIFOUA<7:0> |            |                    |                   |                                      |                   |                   |                  |                  |  |  |  |
| 68       | C1FIFOCON2               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 6C       | C1FIFOSTA2               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 70       | C1FIFOUA2                | 31:0            |            |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| 74       | C1FIFOCON3               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 78       | C1FIFOSTA3               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 7C       | C1FIFOUA3                | 31:0            |            |                    |                   | same as C'                           |                   |                   |                  |                  |  |  |  |
| 80       | C1FIFOCON4               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 84       | C1FIFOSTA4               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 88       | C1FIFOUA4                | 31:0            |            |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| 8C       | C1FIFOCON5               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 90       | C1FIFOSTA5               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 94       | C1FIFOUA5                | 31:0            |            |                    |                   | same as Cr                           |                   |                   |                  |                  |  |  |  |
| 98       | C1FIFOCON6               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 90<br>9C | C1FIFOSTA6               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 90<br>A0 | C1FIFOUA6                | 31:0            |            |                    |                   | same as Cr                           |                   |                   |                  |                  |  |  |  |
| A4       | C1FIFOCON7               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| A4<br>A8 | C1FIFOCON7               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| AC       | C1FIFOUA7                | 31:0            |            |                    |                   | same as Cr                           |                   |                   |                  |                  |  |  |  |
|          |                          |                 |            |                    |                   |                                      |                   |                   |                  |                  |  |  |  |
| В0<br>В4 | C1FIFOCON8<br>C1FIFOSTA8 | 31:0<br>31:0    |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| B8       |                          | 31:0            |            |                    |                   | same as Cr                           |                   |                   |                  |                  |  |  |  |
|          | C1FIFOUA8                |                 |            |                    |                   |                                      |                   |                   |                  |                  |  |  |  |
| BC       | C1FIFOCON9               | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| C0<br>C4 | C1FIFOSTA9               | 31:0<br>31:0    |            |                    |                   | same as C1<br>same as C <sup>2</sup> |                   |                   |                  |                  |  |  |  |
|          | C1FIFOUA9                |                 |            |                    |                   |                                      |                   |                   |                  |                  |  |  |  |
| C8       | C1FIFOCON10              |                 |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| CC       | C1FIFOSTA10              | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| D0       | C1FIFOUA10               | 31:0            |            |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| D4       | C1FIFOCON11              | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| D8       | C1FIFOSTA11              | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| DC       | C1FIFOUA11               | 31:0            |            |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| E0       | C1FIFOCON12              | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| E4       | C1FIFOSTA12              | 31:0            |            | same as C1FIFOSTA1 |                   |                                      |                   |                   |                  |                  |  |  |  |
| E8       | C1FIFOUA12               | 31:0            |            |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| EC       | C1FIFOCON13              | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| F0       | C1FIFOSTA13              | 31:0            |            | same as C1FIFOSTA1 |                   |                                      |                   |                   |                  |                  |  |  |  |
| F4       | C1FIFOUA13               | 31:0            |            |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| F8       | C1FIFOCON14              | 31:0            |            |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| FC       | C1FIFOSTA14              | 31:0            |            |                    |                   | same as C1                           | FIFOSTA1          |                   |                  |                  |  |  |  |

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

|            | E 3-2: C/                  |              |                   |                    | i                 | 1                                    | i                 | r`                | ĺ                |                  |  |  |  |
|------------|----------------------------|--------------|-------------------|--------------------|-------------------|--------------------------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| Addr.      | Name                       |              | Bit<br>31/23/15/7 | Bit<br>30/22/14/6  | Bit<br>29/21/13/5 | Bit<br>28/20/12/4                    | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |
| 104        | C1FIFOCON15                | 31:0         |                   |                    |                   | same as C1                           | FIFOCON1          |                   |                  |                  |  |  |  |
| 108        | C1FIFOSTA15                | 31:0         |                   |                    |                   | same as C1                           | FIFOSTA1          |                   |                  |                  |  |  |  |
| 10C        | C1FIFOUA15                 | 31:0         |                   |                    |                   | same as C                            | 1FIFOUA1          |                   |                  |                  |  |  |  |
| 110        | C1FIFOCON16                | 31:0         |                   |                    |                   | same as C1                           | FIFOCON1          |                   |                  |                  |  |  |  |
| 114        | C1FIFOSTA16                | 31:0         |                   | same as C1FIFOSTA1 |                   |                                      |                   |                   |                  |                  |  |  |  |
| 118        | C1FIFOUA16                 | 31:0         |                   | same as C1FIFOUA1  |                   |                                      |                   |                   |                  |                  |  |  |  |
| 11C        | C1FIFOCON17                | 31:0         |                   |                    |                   | same as C1                           | FIFOCON1          |                   |                  |                  |  |  |  |
| 120        | C1FIFOSTA17                | 31:0         |                   |                    |                   | same as C1                           | FIFOSTA1          |                   |                  |                  |  |  |  |
| 124        | C1FIFOUA17                 | 31:0         |                   |                    |                   | same as C                            | 1FIFOUA1          |                   |                  |                  |  |  |  |
| 128        | C1FIFOCON18                | 31:0         |                   |                    |                   | same as C1                           | FIFOCON1          |                   |                  |                  |  |  |  |
| 12C        | C1FIFOSTA18                | 31:0         |                   |                    |                   | same as C1                           | FIFOSTA1          |                   |                  |                  |  |  |  |
| 130        | C1FIFOUA18                 | 31:0         |                   |                    |                   | same as C                            | 1FIFOUA1          |                   |                  |                  |  |  |  |
| 134        | C1FIFOCON19                | 31:0         |                   |                    |                   | same as C1                           | FIFOCON1          |                   |                  |                  |  |  |  |
| 138        | C1FIFOSTA19                | 31:0         |                   |                    |                   | same as C1                           | FIFOSTA1          |                   |                  |                  |  |  |  |
| 13C        | C1FIFOUA19                 | 31:0         |                   |                    |                   | same as C                            | 1FIFOUA1          |                   |                  |                  |  |  |  |
| 140        | C1FIFOCON20                | 31:0         |                   |                    |                   | same as C1                           | FIFOCON1          |                   |                  |                  |  |  |  |
| 144        | C1FIFOSTA20                | 31:0         |                   |                    |                   | same as C1                           | FIFOSTA1          |                   |                  |                  |  |  |  |
| 148        | C1FIFOUA20                 | 31:0         |                   |                    |                   | same as C                            | 1FIFOUA1          |                   |                  |                  |  |  |  |
| 14C        | C1FIFOCON21                | 31:0         |                   |                    |                   | same as C1                           | FIFOCON1          |                   |                  |                  |  |  |  |
| 150        | C1FIFOSTA21                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 154        | C1FIFOUA21                 | 31:0         |                   |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| 158        | C1FIFOCON22                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 15C        | C1FIFOSTA22                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 160        | C1FIFOUA22                 | 31:0         |                   |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| 164        | C1FIFOCON23                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 168        | C1FIFOSTA23                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 16C        | C1FIFOUA23                 | 31:0         |                   |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| 170        | C1FIFOCON24                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 174        | C1FIF0C0N24                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 174        |                            | 31:0         |                   |                    |                   | same as Cr                           |                   |                   |                  |                  |  |  |  |
|            | C1FIFOUA24                 |              |                   |                    |                   |                                      |                   |                   |                  |                  |  |  |  |
| 17C        | C1FIFOCON25<br>C1FIFOSTA25 | 31:0<br>31:0 |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 180<br>184 |                            | 31:0         |                   |                    |                   | same as C1<br>same as C <sup>2</sup> |                   |                   |                  |                  |  |  |  |
|            | C1FIFOUA25<br>C1FIFOCON26  |              |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 188        | C1FIFOCON26                | 31:0         |                   |                    |                   |                                      |                   |                   |                  |                  |  |  |  |
| 18C        |                            | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 190        | C1FIFOUA26                 | 31:0         |                   |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| 194        | C1FIFOCON27                |              |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 198        | C1FIFOSTA27                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 19C        | C1FIFOUA27                 | 31:0         |                   |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| 1A0        | C1FIFOCON28                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 1A4        | C1FIFOSTA28                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 1A8        | C1FIFOUA28                 | 31:0         |                   |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| 1AC        | C1FIFOCON29                | 31:0         |                   | same as C1FIFOCON1 |                   |                                      |                   |                   |                  |                  |  |  |  |
| 1B0        | C1FIFOSTA29                | 31:0         |                   |                    |                   | same as C1                           |                   |                   |                  |                  |  |  |  |
| 1B4        | C1FIFOUA29                 | 31:0         |                   |                    |                   | same as C                            |                   |                   |                  |                  |  |  |  |
| 1B8        | C1FIFOCON30                | 31:0         |                   | same as C1FIFOCON1 |                   |                                      |                   |                   |                  |                  |  |  |  |
| 1BC        | C1FIFOSTA30                | 31:0         |                   | same as C1FIFOSTA1 |                   |                                      |                   |                   |                  |                  |  |  |  |
| 1C0        | C1FIFOUA30                 | 31:0         |                   | same as C1FIFOUA1  |                   |                                      |                   |                   |                  |                  |  |  |  |
| 1C4        | C1FIFOCON31                | 31:0         |                   |                    |                   | same as C1                           | FIFOCON1          |                   |                  |                  |  |  |  |
| 1C8        | C1FIFOSTA31                | 31:0         |                   |                    |                   | same as C1                           | FIFOSTA1          |                   |                  |                  |  |  |  |
| 1CC        | C1FIFOUA31                 | 31:0         |                   |                    |                   | same as C                            | 1FIFOUA1          |                   |                  |                  |  |  |  |

#### 

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

| Addr.      | Name      |       | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|------------|-----------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
|            | C1FLTCON0 | 31:24 | FLTEN3            | _                 | _                 |                   | 1                 | F3BP<4:0>         |                  |                  |
|            |           | 23:16 | FLTEN2            |                   | _                 |                   |                   | F2BP<4:0>         |                  |                  |
|            |           | 15:8  | FLTEN1            | _                 | _                 |                   |                   | F1BP<4:0>         |                  |                  |
| 1D0        |           | 7:0   | FLTEN0            | _                 | _                 |                   |                   | F0BP<4:0>         |                  |                  |
|            | C1FLTCON1 | 31:24 | FLTEN7            |                   | _                 |                   |                   | F7BP<4:0>         |                  |                  |
|            |           | 23:16 | FLTEN6            |                   | _                 |                   |                   | F6BP<4:0>         |                  |                  |
|            |           | 15:8  | FLTEN5            |                   | _                 |                   |                   | F5BP<4:0>         |                  |                  |
| 1D4        |           | 7:0   | FLTEN4            |                   | _                 |                   |                   | F4BP<4:0>         |                  |                  |
|            | C1FLTCON2 | 31:24 | FLTEN11           |                   | _                 |                   |                   | F11BP<4:0>        |                  |                  |
|            |           | 23:16 | FLTEN10           |                   |                   |                   |                   | F10BP<4:0>        |                  |                  |
|            |           | 15:8  | FLTEN9            |                   |                   |                   |                   | F9BP<4:0>         |                  |                  |
| 1D8        |           | 7:0   | FLTEN8            |                   | _                 |                   |                   | F8BP<4:0>         |                  |                  |
| 100        | C1FLTCON3 | 31:24 | FLTEN15           |                   |                   |                   |                   | F15BP<4:0>        |                  |                  |
|            | CIFLICONS | 23:16 | FLTEN15           |                   | _                 |                   |                   | F15BP<4.0>        |                  |                  |
|            |           |       |                   | _                 | _                 |                   |                   |                   |                  |                  |
| 100        |           | 15:8  | FLTEN13           |                   | _                 |                   |                   | F13BP<4:0>        |                  |                  |
| 1DC        |           | 7:0   | FLTEN12           |                   | —                 |                   |                   | F12BP<4:0>        |                  |                  |
|            | C1FLTCON4 | 31:24 | FLTEN19           |                   | _                 |                   |                   | F19BP<4:0>        |                  |                  |
|            |           | 23:16 | FLTEN18           |                   | _                 |                   |                   | F18BP<4:0>        |                  |                  |
|            |           | 15:8  | FLTEN17           |                   | —                 |                   |                   | F17BP<4:0>        |                  |                  |
| 1E0        |           | 7:0   | FLTEN16           |                   | -                 |                   |                   | F16BP<4:0>        |                  |                  |
|            | C1FLTCON5 | 31:24 | FLTEN23           | _                 | _                 |                   |                   | F23BP<4:0>        |                  |                  |
|            |           | 23:16 | FLTEN22           |                   | —                 |                   |                   | F22BP<4:0>        |                  |                  |
|            |           | 15:8  | FLTEN21           | _                 | _                 |                   |                   | F21BP<4:0>        |                  |                  |
| 1E4        |           | 7:0   | FLTEN20           |                   | _                 |                   |                   | F20BP<4:0>        |                  |                  |
|            | C1FLTCON6 | 31:24 | FLTEN27           |                   | _                 |                   |                   | F27BP<4:0>        |                  |                  |
|            |           | 23:16 | FLTEN26           | —                 | —                 |                   |                   | F26BP<4:0>        |                  |                  |
|            |           | 15:8  | FLTEN25           | —                 | _                 |                   |                   | F25BP<4:0>        |                  |                  |
| 1E8        |           | 7:0   | FLTEN24           |                   | _                 |                   |                   | F24BP<4:0>        |                  |                  |
|            | C1FLTCON7 | 31:24 | FLTEN31           |                   | _                 |                   |                   | F31BP<4:0>        |                  |                  |
|            |           | 23:16 | FLTEN30           | _                 | _                 |                   |                   | F30BP<4:0>        |                  |                  |
|            |           | 15:8  | FLTEN29           | _                 | _                 |                   |                   | F29BP<4:0>        |                  |                  |
| 1EC        |           | 7:0   | FLTEN28           |                   | _                 |                   |                   | F28BP<4:0>        |                  |                  |
|            | C1FLTOBJ0 | 31:24 | _                 | EXIDE             | SID11             |                   |                   | EID<17:6>         |                  |                  |
|            |           | 23:16 |                   |                   |                   | EID<1             | 2:5>              |                   |                  |                  |
|            |           | 15:8  |                   |                   | EID<4:0>          |                   |                   |                   | SID<10:8>        |                  |
| 1F0        |           | 7:0   |                   |                   |                   | SID<              | 7:0>              |                   |                  |                  |
|            | C1MASK0   | 31:24 | _                 | MIDE              | MSID11            |                   |                   | MEID<17:6>        |                  |                  |
|            |           | 23:16 |                   | MIDE              | MOIDTI            | MEID<             | 12:5>             |                   |                  |                  |
|            |           | 15:8  |                   |                   | MEID<4:0>         |                   |                   |                   | MSID<10:8>       |                  |
| 1F4        |           | 7:0   |                   |                   | MEID 44.0P        | MSID              | <7·0>             |                   | WOLD TO.OF       |                  |
| 1F8        | C1FLTOBJ1 | 31:0  |                   |                   |                   | same as C         |                   |                   |                  |                  |
| 1FC        | C1MASK1   | 31:0  |                   |                   |                   | same as C         |                   |                   |                  |                  |
| 200        | C1FLTOBJ2 | 31:0  |                   |                   |                   | same as C         |                   |                   |                  |                  |
| 200        | C1MASK2   | 31:0  |                   |                   |                   | same as C         |                   |                   |                  |                  |
| 204        | C1FLTOBJ3 | 31:0  |                   |                   |                   | same as C         |                   |                   |                  |                  |
| 200<br>20C | C1MASK3   | 31:0  |                   |                   |                   | same as C         |                   |                   |                  |                  |
| 210        | C1FLTOBJ4 | 31:0  |                   |                   |                   | same as C         |                   |                   |                  |                  |
|            | C1MASK4   | 31:0  |                   |                   |                   | same as C         |                   |                   |                  |                  |
| 214        |           |       |                   |                   |                   |                   |                   |                   |                  |                  |
| 214<br>218 | C1FLTOBJ5 | 31:0  |                   |                   |                   | same as C         | 1FLTOBJ0          |                   |                  |                  |

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

| TABL       | E 3-2: C               | AN F         | D CONTR           | OLLER MO                             | DULE RE           | GISTER S               | SUMMARY           |                   | UED)             |                  |  |  |
|------------|------------------------|--------------|-------------------|--------------------------------------|-------------------|------------------------|-------------------|-------------------|------------------|------------------|--|--|
| Addr.      | Name                   |              | Bit<br>31/23/15/7 | Bit<br>30/22/14/6                    | Bit<br>29/21/13/5 | Bit<br>28/20/12/4      | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |
| 220        | C1FLTOBJ6              | 31:0         |                   |                                      |                   | same as C              | 1FLTOBJ0          |                   |                  |                  |  |  |
| 224        | C1MASK6                | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 228        | C1FLTOBJ7              | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 22C        | C1MASK7                | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 230        | C1FLTOBJ8              | 31:0         | <u> </u>          |                                      |                   | same as C              | 1FLTOBJ0          |                   |                  |                  |  |  |
| 234        | C1MASK8                | 31:0         |                   | same as C1MASK0                      |                   |                        |                   |                   |                  |                  |  |  |
| 238        | C1FLTOBJ9              | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 23C        | C1MASK9                | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 240        | C1FLTOBJ10             | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 244        | C1MASK10               | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 248        | C1FLTOBJ11             | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 24C        | C1MASK11               | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 250        | C1FLTOBJ12             | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 254        | C1MASK12               | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 258        | C1FLTOBJ13             | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 25C        | C1MASK13               | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 260        | C1FLTOBJ14             | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 264        | C1MASK14               | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 268        | C1FLTOBJ15             | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 26C        | C1MASK15               | 31:0         | <b></b>           |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 270        | C1FLTOBJ16             | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 274        | C1MASK16               | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 278        | C1FLTOBJ17             | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 27C        | C1MASK17               | 31:0         | <b></b>           |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 280        | C1FLTOBJ18             | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 284        | C1MASK18               | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 288        | C1FLTOBJ19             | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 28C        | C1MASK19               | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 290        | C1FLTOBJ20             | 31:0         | <u> </u>          |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 294        | C1MASK20               | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 298<br>29C | C1FLTOBJ21             | 31:0<br>31:0 |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
|            | C1MASK21<br>C1FLTOBJ22 |              |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2A0<br>2A4 | C1MASK22               | 31:0<br>31:0 |                   |                                      |                   | same as C<br>same as C |                   |                   |                  |                  |  |  |
| 2A4<br>2A8 | C1FLTOBJ23             | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2AC        | C1MASK23               | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2B0        | C1FLTOBJ24             | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2B0        | C1MASK24               | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2B4        | C1FLTOBJ25             | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2BC        | C1MASK25               | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2C0        | C1FLTOBJ26             | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2C4        | C1MASK26               | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2C8        | C1FLTOBJ27             | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2CC        | C1MASK27               | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 200<br>2D0 | C1FLTOBJ28             | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2D0        | C1MASK28               | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2D8        | C1FLTOBJ29             | 31:0         |                   |                                      |                   |                        |                   |                   |                  |                  |  |  |
| 2DC        | C1MASK29               | 31:0         |                   | same as C1FLTOBJ0<br>same as C1MASK0 |                   |                        |                   |                   |                  |                  |  |  |
| 2E0        | C1FLTOBJ30             | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2E4        | C1MASK30               | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2E8        | C1FLTOBJ31             | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
| 2EC        | C1MASK31               | 31:0         |                   |                                      |                   | same as C              |                   |                   |                  |                  |  |  |
|            | • The lower of         |              |                   |                                      |                   |                        |                   |                   |                  |                  |  |  |

## TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

## 3.1 MCP2517FD Specific Registers

- Register 3-1: OSC
- Register 3-2: IOCON
- Register 3-3: CRC
- Register 3-4: ECCCON
- Register 3-5: ECCSTAT

## TABLE 3-3: REGISTER LEGEND

| Symbol | Description                    | Symbol | Description              |
|--------|--------------------------------|--------|--------------------------|
| R      | Readable bit                   | HC     | Cleared by Hardware only |
| W      | Writable bit                   | HS     | Set by Hardware only     |
| U      | Unimplemented bit, read as '0' | 1      | Bit is set at Reset      |
| S      | Settable bit                   | 0      | Bit is cleared at Reset  |
| С      | Clearable bit                  | х      | Bit is unknown at Reset  |

## EXAMPLE 3-1:

R/W - 0 indicates the bit is both readable and writable, and reads '0' after a Reset.

## MCP2517FD

| REGISTER 3-1: OSC – MCP2517FD OSCILLATOR CONTROL REGISTER |   |                 |  |                                    |                       |               |                      |  |  |
|---|---|-----------------|--|------------------------------------|-----------------------|---------------|----------------------|--|--|
| U-0   | U-0   | U-0             | U-0  | U-0                                | U-0                   | U-0           | U-0                  |  |  |
| —   | _   | _               | —  |                                    | —                     | _             | —                    |  |  |
| bit 31  |   |                 |  |                                    |                       |               | bit 24               |  |  |
|   |   |                 |  |                                    |                       |               |                      |  |  |
| U-0   | U-0   | U-0             | U-0  | U-0                                | U-0                   | U-0           | U-0                  |  |  |
|   | —   |                 | _  |                                    |                       |               | <u> </u>             |  |  |
| bit 23  |   |                 |  |                                    |                       |               | bit 16               |  |  |
| U-0   | U-0   | U-0             | R-0  | U-0                                | R-0                   | U-0           | R-0                  |  |  |
|   |   |                 | SCLKRDY                                      |                                    | OSCRDY                |               | PLLRDY               |  |  |
| bit 15  |   |                 | OOLITIDI                                     |                                    | 000101                |               | bit 8                |  |  |
|   |   |                 |  |                                    |                       |               |                      |  |  |
| U-0   | R/W-1   | R/W-1           | R/W-0  | U-0                                | HS/C-0                | U-0           | R/W-0                |  |  |
|   | CLKOE   | 01V<1:0>        | SCLKDIV <sup>(1)</sup>                       | —                                  | OSCDIS <sup>(2)</sup> | _             | PLLEN <sup>(1)</sup> |  |  |
| bit 7   |   |                 |  |                                    |                       |               | bit 0                |  |  |
|   |   |                 |  |                                    |                       |               |                      |  |  |
| Legend:   |   |                 |  |                                    |                       |               |                      |  |  |
| R = Readable b  |   | W = Writable    |  | U = Unimplemented bit, read as '0' |                       |               |                      |  |  |
| -n = Value at P   | OR  | '1' = Bit is s∈ | et   | '0' = Bit is c                     | leared                | x = Bit is un | known                |  |  |
| bit 31-13   | Unimplemen  | ted: Read as    | <b>'</b> ∩'                                  |                                    |                       |               |                      |  |  |
| bit 12  | •   | Synchronized S  |  |                                    |                       |               |                      |  |  |
|   | 1 = SCLKDIV 1   |                 |  |                                    |                       |               |                      |  |  |
|   | 0 = SCLKDI  | V 0             |  |                                    |                       |               |                      |  |  |
| bit 11  | -   | ted: Read as    | '0'  |                                    |                       |               |                      |  |  |
| bit 10  | OSCRDY: Cl  |                 |  |                                    |                       |               |                      |  |  |
|   | <ul> <li>1 = Clock is running and stable</li> <li>0 = Clock not ready or off</li> </ul> |                 |  |                                    |                       |               |                      |  |  |
| bit 9   |   | ited: Read as   | ʻo'  |                                    |                       |               |                      |  |  |
| bit 8   | PLLRDY: PLI   |                 | 0  |                                    |                       |               |                      |  |  |
| bit o   | 1 = PLL Lock  | •               |  |                                    |                       |               |                      |  |  |
|   | 0 = PLL not i   |                 |  |                                    |                       |               |                      |  |  |
| bit 7   | Unimplemen  | ted: Read as    | '0'  |                                    |                       |               |                      |  |  |
| bit 6-5   | CLKODIV<1:  | 0>: Clock Out   | put Divisor                                  |                                    |                       |               |                      |  |  |
|   |   | divided by 10   |  |                                    |                       |               |                      |  |  |
|   | 10 =CLKO is<br>01 =CLKO is  |                 |  |                                    |                       |               |                      |  |  |
|   | 00 =CLKO is   |                 |  |                                    |                       |               |                      |  |  |
| bit 4   | SCLKDIV: Sy   | /stem Clock D   | ivisor <sup>(1)</sup>                        |                                    |                       |               |                      |  |  |
|   | 1 = SCLK is   | •               |  |                                    |                       |               |                      |  |  |
|   | 0 = SCLK is   | -               | ( )  |                                    |                       |               |                      |  |  |
| bit 3   | -   | ted: Read as    |  |                                    |                       |               |                      |  |  |
| bit 2   |   | ck (Oscillator) | Disable <sup>(2)</sup><br>vice is in Sleep n | node                               |                       |               |                      |  |  |
|   | 1 = Clock dis0 = Enable C   |                 | nce is in Sieep II                           |                                    |                       |               |                      |  |  |
| Note 1: This  |   |                 | Configuration mo                             | de.                                |                       |               |                      |  |  |
|   | -   |                 | -  |                                    | e and put it back     | in Configura  | ation mode           |  |  |

## REGISTER 3-1: OSC – MCP2517FD OSCILLATOR CONTROL REGISTER

## REGISTER 3-1: OSC – MCP2517FD OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 1 Unimplemented: Read as '0'
- bit 0 **PLLEN:** PLL Enable<sup>(1)</sup>
  - 1 = System Clock from 10x PLL
  - 0 = System Clock comes directly from XTAL oscillator
- **Note 1:** This bit can only be modified in Configuration mode.
  - 2: Clearing OSCDIS while in Sleep mode will wake-up the device and put it back in Configuration mode.

| REGISTER     | 3-2: IOCON   | I – INPUT/O               | UTPUT CONT          | ROL REGIS                          | TER         |                      |                      |  |
|--------------|--|---------------------------|---------------------|------------------------------------|-------------|----------------------|----------------------|--|
| U-0          | R/W-0  | R/W-0                     | R/W-0               | U-0                                | U-0         | R/W-1                | R/W-1                |  |
| —            | INTOD  | SOF                       | TXCANOD             | —                                  | —           | PM1                  | PM0                  |  |
| bit 31       |  |                           |                     |                                    |             |                      | bit 24               |  |
| U-0          | U-0  | U-0                       | U-0                 | U-0                                | U-0         | R/W-x                | R/W-x                |  |
|              |  | <u> </u>                  |                     | 0-0                                | <u> </u>    | GPIO1                | GPIO0                |  |
| bit 23       |  |                           |                     |                                    |             | 01101                | bit 16               |  |
|              |  |                           |                     |                                    |             |                      |                      |  |
| U-0          | U-0  | U-0                       | U-0                 | U-0                                | U-0         | R/W-x                | R/W-x                |  |
| —            | _  | _                         | _                   | —                                  | —           | LAT1                 | LAT0                 |  |
| bit 15       |  |                           |                     |                                    |             |                      | bit 8                |  |
|              |  |                           |                     |                                    |             |                      |                      |  |
| U-0          | R/W-0  | U-0                       | U-0                 | U-0                                | U-0         | R/W-1                | R/W-1                |  |
| _            | XSTBYEN  |                           | —                   | —                                  | _           | TRIS1 <sup>(1)</sup> | TRIS0 <sup>(1)</sup> |  |
| bit 7        |  |                           |                     |                                    |             |                      | bit (                |  |
|              |  |                           |                     |                                    |             |                      |                      |  |
| Legend:      |  |                           |                     |                                    |             |                      |                      |  |
| R = Readabl  |  | W = Writable              |                     | U = Unimplemented bit, read as '0' |             |                      |                      |  |
| n = Value at | POR  | '1' = Bit is se           | et                  | '0' = Bit is cle                   | eared       | x = Bit is unkr      | nown                 |  |
| oit 29       | 1 = Open Dra<br>0 = Push/Pul<br><b>SOF:</b> Start-Of<br>1 = SOF sign | l Output<br>f-Frame signa |                     |                                    |             |                      |                      |  |
|              | 1 = 30F sign0 = Clock on   |                           | 111                 |                                    |             |                      |                      |  |
| bit 28       | TXCANOD: T   | XCAN Open                 | Drain Mode          |                                    |             |                      |                      |  |
|              | 1 = Open Dra<br>0 = Push/Pul   |                           |                     |                                    |             |                      |                      |  |
| bit 27-26    | Unimplemen   | ted: Read as              | '0'                 |                                    |             |                      |                      |  |
| bit 25       | PM1: GPIO P  | in Mode                   |                     |                                    |             |                      |                      |  |
|              | 1 = Pin is use<br>0 = Interrupt                                      |                           | erted when CiIN     | T.RXIF and R                       | XIE are set |                      |                      |  |
| bit 24       | PM0: GPIO P  | PM0: GPIO Pin Mode        |                     |                                    |             |                      |                      |  |
|              | 1 = Pin is use<br>0 = Interrupt                                      |                           | erted when CiIN     | T.TXIF and TX                      | KIE are set |                      |                      |  |
| bit 23-18    | Unimplemented: Read as '0'   |                           |                     |                                    |             |                      |                      |  |
| bit 17       | GPIO1: GPIC  | 1 Status                  |                     |                                    |             |                      |                      |  |
|              | 1 = VGPIO1 ><br>0 = VGPIO1 <   |                           |                     |                                    |             |                      |                      |  |
| oit 16       | GPIO0: GPIO  | 0 Status                  |                     |                                    |             |                      |                      |  |
|              | 1 = VGPIO0 ><br>0 = VGPIO0 <   |                           |                     |                                    |             |                      |                      |  |
| bit 15-10    | Unimplemen   |                           | <b>'</b> 0 <b>'</b> |                                    |             |                      |                      |  |
|              | PMx = 0, TRISx   |                           |                     | be an output                       |             |                      |                      |  |

## REGISTER 3-2: IOCON – INPUT/OUTPUT CONTROL REGISTER

Note 1: If PMx = 0, TRISx will be ignored and the pin will be an output.

## REGISTER 3-2: IOCON – INPUT/OUTPUT CONTROL REGISTER (CONTINUED)

| bit 9   | LAT1: GPIO1 Latch   |
|---------|---|
|         | 1 = Drive Pin High  |
|         | 0 = Drive Pin Low   |
| bit 8   | LAT0: GPIO0 Latch   |
|         | 1 = Drive Pin High  |
|         | 0 = Drive Pin Low   |
| bit 7   | Unimplemented: Read as '0'  |
| bit 6   | XSTBYEN: Enable Transceiver Standby Pin Control                         |
|         | 1 = XSTBY control enabled   |
|         | 0 = XSTBY control disabled  |
| bit 5-2 | Unimplemented: Read as '0'  |
| bit 1   | <b>TRIS1:</b> GPIO1 Data Direction <sup>(1)</sup>                       |
|         | 1 = Input Pin   |
|         | 0 = Output Pin  |
| bit 0   | <b>TRIS0:</b> GPIO0 Data Direction <sup>(1)</sup>                       |
|         | 1 = Input Pin   |
|         | 0 = Output Pin  |
| Noto 1  | If $DM_{\rm V} = 0$ , TRISY will be impored and the nin will be an outr |

Note 1: If PMx = 0, TRISx will be ignored and the pin will be an output.

## **MCP2517FD**

| REGISTER     | 3-3: CRC –  | CRC REGIS                         | TER         |   |                 |           |          |
|--------------|---|-----------------------------------|-------------|---|-----------------|-----------|----------|
| U-0          | U-0   | U-0                               | U-0         | U-0                                     | U-0             | R/W-0     | R/W-0    |
| _            | _   | —                                 | —           |   | —               | FERRIE    | CRCERRIE |
| bit 31       |   |                                   |             |   |                 |           | bit 24   |
|              |   |                                   |             |   |                 |           |          |
| U-0          | U-0   | U-0                               | U-0         | U-0                                     | U-0             | HS/C-0    | HS/C-0   |
|              | —   | —                                 | —           | _                                       | —               | FERRIF    | CRCERRIF |
| bit 23       |   |                                   |             |   |                 |           | bit 16   |
| R-0          | R-0   | R-0                               | R-0         | R-0                                     | R-0             | R-0       | R-0      |
|              |   | it o                              | CRC<        |   | IX U            | 10        | i t u    |
| bit 15       |   |                                   |             |   |                 |           | bit 8    |
|              |   |                                   |             |   |                 |           |          |
| R-0          | R-0   | R-0                               | R-0<br>CRC< | R-0                                     | R-0             | R-0       | R-0      |
| bit 7        |   |                                   |             | 1.0~                                    |                 |           | bit 0    |
|              |   |                                   |             |   |                 |           | Site     |
| Legend:      |   |                                   |             |   |                 |           |          |
| R = Readab   | le bit  | W = Writable                      | bit         | U = Unimplei                            | mented bit, rea | ad as '0' |          |
| -n = Value a | t POR   | '1' = Bit is set                  |             | '0' = Bit is cleared x = Bit is unknown |                 |           |          |
|              |   |                                   |             |   |                 |           |          |
| bit 31-26    | •   | ted: Read as 'o                   |             |   |                 |           |          |
| bit 25       |   | C Command Fo                      |             | errupt Enable                           |                 |           |          |
| bit 24       | CRCERRIE:   | CRC Error Inter                   | rupt Enable |   |                 |           |          |
| bit 23-18    | Unimplemented: Read as '0'  |                                   |             |   |                 |           |          |
| bit 17       | FERRIF: CRC Command Format Error Interrupt Flag   |                                   |             |   |                 |           |          |
|              | <ul> <li>1 = Number of Bytes mismatch during "SPI with CRC" command occurred</li> <li>0 = No SPI CRC command format error occurred</li> </ul> |                                   |             |   |                 |           |          |
| bit 16       | CRCERRIF:   | CRC Error Inter                   | rupt Flag   |   |                 |           |          |
|              | 1 = CRC mis   | match occurrec<br>error has occur | 1           |   |                 |           |          |
| bit 15-0     |   | Cycle Redunda                     |             | m last CRC mi                           | smatch          |           |          |
|              | 0110<10.02.   |                                   |             |   | onaton          |           |          |

| <b>REGISTER 3-4:</b> | ECCO      | ON – ECC CC      | NTROL RE | GISTER                      |       |                    |        |
|----------------------|-----------|------------------|----------|-----------------------------|-------|--------------------|--------|
| U-0                  | U-0       | U-0              | U-0      | U-0                         | U-0   | U-0                | U-0    |
| _                    | _         | _                | —        | _                           | —     | _                  | _      |
| bit 31               |           |                  |          |                             |       |                    | bit 24 |
|                      |           |                  |          |                             |       |                    |        |
| U-0                  | U-0       | U-0              | U-0      | U-0                         | U-0   | U-0                | U-0    |
|                      |           | —                | —        | —                           | —     | —                  | —      |
| bit 23               |           |                  |          |                             |       |                    | bit 16 |
|                      |           |                  | DAMO     | DAMA                        | DAMA  | DAMO               | DAMO   |
| U-0                  | R/W-0     | R/W-0            | R/W-0    | R/W-0                       | R/W-0 | R/W-0              | R/W-0  |
| _                    |           |                  |          | PARITY<6:0>                 |       |                    |        |
| bit 15               |           |                  |          |                             |       |                    | bit 8  |
| U-0                  | U-0       | U-0              | U-0      | U-0                         | R/W-0 | R/W-0              | R/W-0  |
| _                    | _         | _                | —        | _                           | DEDIE | SECIE              | ECCEN  |
| bit 7                |           |                  |          | ·                           |       |                    | bit 0  |
| Legend:              |           |                  |          |                             |       |                    |        |
| R = Readable bit     |           | W = Writable bit |          | U = Unimplemented bit, read |       | ad as '0'          |        |
| -n = Value at POR    |           | '1' = Bit is set |          | '0' = Bit is cleared        |       | x = Bit is unknown |        |
| bit 31-15 U          | Inimpleme | nted: Read as 'o | )'       |                             |       |                    |        |

bit 31-15 **Unimplemented:** Read as '0'

bit 14-8 **PARITY<6:0>:** Parity bits used during write to RAM when ECC is disabled

bit 7-3 Unimplemented: Read as '0'

bit 2 DEDIE: Double Error Detection Interrupt Enable Flag

bit 1 SECIE: Single Error Correction Interrupt Enable Flag

bit 0 ECCEN: ECC Enable

1 = ECC enabled

0 = ECC disabled

| nLGISTLN     | J-J. L003                                    |                               | IAIUS NEG     | ISTEN                                   |                 |           |       |  |  |  |
|--------------|--|-------------------------------|---------------|---|-----------------|-----------|-------|--|--|--|
| U-0          | U-0  | U-0                           | U-0           | R-0                                     | R-0             | R-0       | R-0   |  |  |  |
| _            |  | _                             | _             |   | ERRADI          | DR<11:8>  |       |  |  |  |
| bit 31       |  |                               |               | •                                       |                 |           | bit 2 |  |  |  |
|              |  |                               |               |   |                 |           |       |  |  |  |
| R-0          | R-0  | R-0                           | R-0           | R-0                                     | R-0             | R-0       | R-0   |  |  |  |
|              |  |                               | ERRAD         | DR<7:0>                                 |                 |           |       |  |  |  |
| bit 23       |  |                               |               |   |                 |           | bit 1 |  |  |  |
|              |  |                               |               |   |                 |           |       |  |  |  |
| U-0          | U-0  | U-0                           | U-0           | U-0                                     | U-0             | U-0       | U-0   |  |  |  |
|              |  |                               | —             |   | —               | —         |       |  |  |  |
| bit 15       |  |                               |               |   |                 |           | bit   |  |  |  |
| U-0          | U-0  | U-0                           | U-0           | U-0                                     | HS/C-0          | HS/C-0    | U-0   |  |  |  |
| _            | _  | _                             | _             | -                                       | DEDIF           | SECIF     | _     |  |  |  |
| bit 7        |  |                               |               |   |                 | 1         | bit   |  |  |  |
|              |  |                               |               |   |                 |           |       |  |  |  |
| Legend:      |  |                               |               |   |                 |           |       |  |  |  |
| R = Readab   | le bit                                       | W = Writable                  | bit           | U = Unimple                             | mented bit, rea | id as '0' |       |  |  |  |
| -n = Value a | t POR  | '1' = Bit is set              |               | '0' = Bit is cleared x = Bit is unknown |                 |           | iown  |  |  |  |
|              |  |                               |               |   |                 |           |       |  |  |  |
| bit 31-28    | Unimplemen                                   | ted: Read as '                | 0'            |   |                 |           |       |  |  |  |
| bit 27-16    | ERRADDR<1                                    | 1:0>: Address                 | where last EC | CC error occurr                         | ed              |           |       |  |  |  |
| bit 15-3     | Unimplemented: Read as '0'                   |                               |               |   |                 |           |       |  |  |  |
| bit 2        | DEDIF: Double Error Detection Interrupt Flag |                               |               |   |                 |           |       |  |  |  |
|              |  | 1 = Double Error was detected |               |   |                 |           |       |  |  |  |
|              |  | le Error Detecti              |               |   |                 |           |       |  |  |  |
| bit 1        | -  | e Error Correcti              | -             | lag                                     |                 |           |       |  |  |  |
|              | 1 = Single Er                                | ror was correct               | ted           |   |                 |           |       |  |  |  |

## REGISTER 3-5: ECCSTAT – ECC STATUS REGISTER

- 0 = No Single Error occurred
- bit 0 Unimplemented: Read as '0'

## 3.2 CAN FD Controller Module Registers

## **Configuration Registers**

- Register 3-6: CiCON
- Register 3-7: CiNBTCFG
- Register 3-8: CiDBTCFG
- Register 3-9: CiTDC
- Register 3-10: CiTBC
- Register 3-11: CiTSCON

#### Interrupt and Status Registers

- Register 3-12: CiVEC
- Register 3-13: CilNT
- Register 3-14: CiRXIF
- Register 3-15: CiRXOVIF
- Register 3-16: CiTXIF
- Register 3-17: CiTXATIF
- Register 3-18: CiTXREQ

#### Error and Diagnostic Registers

- Register 3-19: CiTREC
- Register 3-20: CiBDIAG0
- Register 3-21: CiBDIAG1

## TABLE 3-4: REGISTER LEGEND

#### Fifo Control and Status Registers

- Register 3-22: CiTEFCON
- Register 3-23: CiTEFSTA
- Register 3-24: CiTEFUA
- Register 3-25: CiTXQCON
- Register 3-26: CiTXQSTA
- Register 3-27: CiTXQUA
- Register 3-28: CiFIFOCONm m = 1 to 31
- Register 3-29: CiFIFOSTAm m = 1 to 31
- Register 3-30: CiFIFOUAm m = 1 to 31

## Filter Configuration and Control Registers

- Register 3-31: CiFLTCONm m = 0 to 7
- Register 3-32: CiFLTOBJm m = 0 to 31
- Register 3-33: CiMASKm m = 0 to 31

Note: The 'i' shown in the register identifier denotes CANi, e.g., C1CON. The MCP2517FD contains one CAN FD Controller Module.

| Sym | Description                    | Sym | Description              |
|-----|--------------------------------|-----|--------------------------|
| R   | Readable bit                   | HC  | Cleared by Hardware only |
| W   | Writable bit                   | HS  | Set by Hardware only     |
| U   | Unimplemented bit, read as '0' | 1   | Bit is set at Reset      |
| S   | Settable bit                   | 0   | Bit is cleared at Reset  |
| С   | Clearable bit                  | х   | Bit is unknown at Reset  |

### EXAMPLE 3-2:

R/W - 0 indicates the bit is both readable and writable, and reads '0' after a Reset.

## REGISTER 3-6: CiCON – CAN CONTROL REGISTER

| R/W-0                              | R/W-0   | R/W-0          | R/W-0                                 | R/W-0   | R/W-1          | R/W-0                | R/W-0                 |  |
|------------------------------------|---|----------------|---------------------------------------|---|----------------|----------------------|-----------------------|--|
|                                    | TXBWS   | 8<3:0>         |                                       | ABAT  |                | REQOP<2:0>           |                       |  |
| bit 31                             |   |                |                                       |   |                |                      | bit 24                |  |
| R-1                                | R-0   | R-0            | R/W-1                                 | R/W-1   | R/W-0          | R/W-0                | R/W-0                 |  |
|                                    | OPMOD<2:0>  |                | TXQEN <sup>(1)</sup>                  | STEF <sup>(1)</sup>   | SERR2LOM       | ESIGM <sup>(1)</sup> | RTXAT <sup>(1)</sup>  |  |
| bit 23                             |   |                |                                       |   |                |                      | bit 16                |  |
| U-0                                | U-0   | U-0            | R/W-0                                 | R-0   | R/W-1          | R/W-1                | R/W-1                 |  |
|                                    | _   | —              | BRSDIS                                | BUSY  | WFT<           | <1:0>                | WAKFIL <sup>(1)</sup> |  |
| bit 15                             |   |                |                                       |   |                |                      | bit 8                 |  |
| U-0                                | R/W-1   | R/W-1          | R/W-0                                 | R/W-0   | R/W-0          | R/W-0                | R/W-0                 |  |
| _                                  | PXEDIS <sup>(1)</sup>   | ISOCRCEN       |                                       |   | DNCNT<4:0>     |                      |                       |  |
| bit 7                              |   |                |                                       |   |                |                      | bit (                 |  |
|                                    |   |                |                                       |   |                |                      |                       |  |
| Legend:                            | a hit   |                | - :4                                  |   | mented bit mee |                      |                       |  |
| R = Readable                       |   | W = Writable t | DIL                                   | U = Unimplemented bit, read as '0'<br>'0' = Bit is cleared x = Bit is unknown |                |                      |                       |  |
| -n = Value at POR '1' = Bit is set |   |                | 0 = Bit is cleared X = Bit is unknown |   |                |                      |                       |  |
|                                    | 0000 = No de<br>0001 = 2<br>0010 = 4<br>0011 = 8<br>0100 = 16<br>0101 = 32<br>0110 = 64<br>0111 = 128<br>1000 = 256<br>1001 = 512<br>1010 = 1024<br>1011 = 2048<br>1111-1100 =  | = 4096         |                                       | ons (in arbitrat  | ion bit times) |                      |                       |  |
| bit 27                             | <ul> <li>ABAT: Abort All Pending Transmissions bit</li> <li>1 = Signal all transmit FIFOs to abort transmission</li> <li>0 = Module will clear this bit when all transmissions were aborted</li> </ul>  |                |                                       |   |                |                      |                       |  |
| bit 26-24                          | <b>REQOP&lt;2:0&gt;</b> : Request Operation Mode bits<br>000 = Set Normal CAN FD mode; supports mixing of CAN FD and Classic CAN 2.0 frames<br>001 = Set Sleep mode<br>010 = Set Internal Loopback mode<br>011 = Set Listen Only mode<br>100 = Set Configuration mode<br>101 = Set External Loopback mode<br>101 = Set External Loopback mode<br>110 = Set Normal CAN 2.0 mode; possible error frames on CAN FD frames<br>111 = Set Restricted Operation mode |                |                                       |   |                |                      |                       |  |

**Note 1:** These bits can only be modified in Configuration mode.

## **REGISTER 3-6:** CiCON – CAN CONTROL REGISTER (CONTINUED)

| bit 23-21 | <b>OPMOD&lt;2:0&gt;</b> : Operation Mode Status bits<br>000 = Module is in Normal CAN FD mode; supports mixing of CAN FD and Classic CAN 2.0 frames<br>001 = Module is in Sleep mode<br>010 = Module is in Internal Loopback mode<br>011 = Module is in Listen Only mode<br>100 = Module is in Configuration mode<br>101 = Module is in External Loopback mode<br>110 = Module is Normal CAN 2.0 mode; possible error frames on CAN FD frames<br>111 = Module is Restricted Operation mode |
|-----------|--|
| bit 20    | <b>TXQEN</b> : Enable Transmit Queue bit <sup>(1)</sup><br>1 = Enables TXQ and reserves space in RAM<br>0 = Don't reserve space in RAM for TXQ   |
| bit 19    | <ul> <li>STEF: Store in Transmit Event FIFO bit<sup>(1)</sup></li> <li>1 = Saves transmitted messages in TEF and reserves space in RAM</li> <li>0 = Don't save transmitted messages in TEF</li> </ul>  |
| bit 18    | <b>SERR2LOM</b> : Transition to Listen Only Mode on System Error bit <sup>(1)</sup><br>1 = Transition to Listen Only Mode<br>0 = Transition to Restricted Operation Mode   |
| bit 17    | <b>ESIGM</b> : Transmit ESI in Gateway Mode bit <sup>(1)</sup><br>1 = ESI is transmitted recessive when ESI of message is high or CAN controller error passive<br>0 = ESI reflects error status of CAN controller  |
| bit 16    | <b>RTXAT</b> : Restrict Retransmission Attempts bit <sup>(1)</sup><br>1 = Restricted retransmission attempts, CiFIFOCONm.TXAT is used<br>0 = Unlimited number of retransmission attempts, CiFIFOCONm.TXAT will be ignored  |
| bit 15-13 | Unimplemented: Read as '0'   |
| bit 12    | <ul> <li>BRSDIS: Bit Rate Switching Disable bit</li> <li>1 = Bit Rate Switching is Disabled, regardless of BRS in the Transmit Message Object</li> <li>0 = Bit Rate Switching depends on BRS in the Transmit Message Object</li> </ul>   |
| bit 11    | <b>BUSY</b> : CAN Module is Busy bit<br>1 = The CAN module is transmitting or receiving a message<br>0 = The CAN module is inactive  |
| bit 10-9  | WFT<1:0>: Selectable Wake-up Filter Time bits<br>00 = T00FILTER<br>01 = T01FILTER<br>10 = T10FILTER<br>11 = T11FILTER  |
|           | Note: Please refer to Table 7-5.   |
| bit 8     | <ul> <li>WAKFIL: Enable CAN Bus Line Wake-up Filter bit<sup>(1)</sup></li> <li>1 = Use CAN bus line filter for wake-up</li> <li>0 = CAN bus line filter is not used for wake-up</li> </ul>   |
| bit 7     | Unimplemented: Read as '0'   |
| bit 6     | <ul> <li>PXEDIS: Protocol Exception Event Detection Disabled bit<sup>(1)</sup></li> <li>A recessive "res bit" following a recessive FDF bit is called a Protocol Exception.</li> <li>1 = Protocol Exception is treated as a Form Error.</li> <li>0 = If a Protocol Exception is detected, the CAN FD Controller Module will enter Bus Integrating state.</li> </ul>  |
| bit 5     | <ul> <li><b>ISOCRCEN</b>: Enable ISO CRC in CAN FD Frames bit<sup>(1)</sup></li> <li>1 = Include Stuff Bit Count in CRC Field and use Non-Zero CRC Initialization Vector according to ISO 11898-1:2015</li> <li>0 = Do NOT include Stuff Bit Count in CRC Field and use CRC Initialization Vector with all zeros</li> </ul>  |

**Note 1:** These bits can only be modified in Configuration mode.