# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# MCP2561/2FD

# High-Speed CAN Flexible Data Rate Transceiver

#### Features:

- Optimized for CAN FD (Flexible Data rate) at 2, 5 and 8 Mbps Operation
  - Maximum Propagation Delay: 120 ns
  - Loop Delay Symmetry: -10%/+10% (2 Mbps)
- Implements ISO-11898-2 and ISO-11898-5 Standard Physical Layer Requirements
- Very Low Standby Current (5 µA, typical)
- VIO Supply Pin to Interface Directly to CAN Controllers and Microcontrollers with 1.8V to 5.5V I/O
- SPLIT Output Pin to Stabilize Common Mode in Biased Split Termination Schemes
- CAN Bus Pins are Disconnected when Device is Unpowered
  - An Unpowered Node or Brown-Out Event will Not Load the CAN Bus
- Detection of Ground Fault:
  - Permanent Dominant Detection on TxD
  - Permanent Dominant Detection on Bus
- Power-on Reset and Voltage Brown-Out Protection on VDD Pin
- Protection Against Damage Due to Short-Circuit Conditions (Positive or Negative Battery Voltage)
- Protection Against High-Voltage Transients in Automotive Environments
- Automatic Thermal Shutdown Protection
- · Suitable for 12V and 24V Systems
- Meets or exceeds stringent automotive design requirements including "Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications", Version 1.3, May 2012
- Radiated emissions @ 2 Mbps with Common Mode Choke (CMC)
- DPI @ 2 Mbps with CMC
- High ESD Protection on CANH and CANL, meeting IEC61000-4-2 up to ±14 kV
- Available in PDIP-8L, SOIC-8L and 3x3 DFN-8L
- Temperature ranges:
  - Extended (E): -40°C to +125°C
  - High (H): -40°C to +150°C


#### MCP2561/2FD Family Members

#### **Description:**

The MCP2561/2FD is a second generation high-speed CAN transceiver from Microchip Technology Inc. It offers the same features as the MCP2561/2. Additionally, it guarantees Loop Delay Symmetry in order to support the higher data rates required for CAN FD. The maximum propagation delay was improved to support longer bus length.

The device meets the automotive requirements for CAN FD bit rates exceeding 2 Mbps, low quiescent current, electromagnetic compatibility (EMC) and electrostatic discharge (ESD).

#### Package Types




Device	Feature	Description
MCP2561FD	SPLIT pin	Common mode stabilization
MCP2562FD	Vio pin	Internal level shifter on digital I/O pins

Note: For ordering information, see the "Product Identification System" section on page 29.

# MCP2561/2FD

# **Block Diagram**



- Note 1: There is only one receiver implemented. The receiver can operate in Low-Power or High-Speed mode.
  - **2:** Only MCP2561FD has the SPLIT pin.
  - **3:** Only MCP2562FD has the Vio pin. In MCP2561FD, the supply for the digital I/O is internally connected to VDD.

# 1.0 DEVICE OVERVIEW

The MCP2561/2FD is a high-speed CAN device, fault-tolerant device that serves as the interface between a CAN protocol controller and the physical bus. The MCP2561/2FD device provides differential transmit and receive capability for the CAN protocol controller, and is fully compatible with the ISO-11898-2 and ISO-11898-5 standards.

The Loop Delay Symmetry is guaranteed to support data rates that are up to 5 Mbps for CAN FD (Flexible Data rate). The maximum propagation delay was improved to support longer bus length.

Typically, each node in a CAN system must have a device to convert the digital signals generated by a CAN controller to signals suitable for transmission over the bus cabling (differential output). It also provides a buffer between the CAN controller and the high-voltage spikes that can be generated on the CAN bus by outside sources.

# 1.1 Mode Control Block

The MCP2561/2FD supports two modes of operation:

MODES OF OPERATION

- Normal Mode
- · Standby Mode

**TABLE 1-1:** 

These modes are summarized in Table 1-1.

#### 1.1.1 NORMAL MODE

Normal mode is selected by applying low-level voltage to the STBY pin. The driver block is operational and can drive the bus pins. The slopes of the output signals on CANH and CANL are optimized to produce minimal electromagnetic emissions (EME).

The high speed differential receiver is active.

#### 1.1.2 STANDBY MODE

The device may be placed in Standby mode by applying high-level voltage to the STBY pin. In Standby mode, the transmitter and the high-speed part of the receiver are switched off to minimize power consumption. The low-power receiver and the wake-up filter blocks are enabled to monitor the bus for activity. The receive pin (RXD) will show a delayed representation of the CAN bus, due to the wake-up filter.

The CAN controller gets interrupted by a negative edge on the RxD pin (Dominant state on the CAN bus). The CAN controller must put the MCP2561/2FD back into Normal mode, using the STBY pin, in order to enable high speed data communication.

The CAN bus wake-up function requires both supply voltages, VDD and VIO, to be in valid range.

Mode	STBY Pin	Rxd Pin				
Wode	SIDI FIII	LOW	HIGH			
Normal	LOW	Bus is Dominant	Bus is Recessive			
Standby	HIGH	Wake-up request is detected	No wake-up request detected			

### 1.2 Transmitter Function

The CAN bus has two states:

- Dominant State
- Recessive State

A Dominant state occurs when the differential voltage between CANH and CANL is greater than VDIFF(D)(I). A Recessive state occurs when the differential voltage is less than VDIFF(R)(I). The Dominant and Recessive states correspond to the Low and High state of the TXD input pin, respectively. However, a Dominant state initiated by another CAN node will override a Recessive state on the CAN bus.

# 1.3 Receiver Function

In Normal mode, the RxD output pin reflects the differential bus voltage between CANH and CANL. The Low and High states of the RxD output pin correspond to the Dominant and Recessive states of the CAN bus, respectively.

#### 1.4 Internal Protection

CANH and CANL are protected against battery short-circuits and electrical transients that can occur on the CAN bus. This feature prevents destruction of the transmitter output stage during such a fault condition.

The device is further protected from excessive current loading by thermal shutdown circuitry that disables the output drivers when the junction temperature exceeds a nominal limit of +175°C. All other parts of the chip remain operational, and the chip temperature is lowered due to the decreased power dissipation in the transmitter outputs. This protection is essential to protect against bus line short-circuit-induced damage.

#### 1.5 Permanent Dominant Detection

The MCP2561/2FD device prevents two conditions:

- · Permanent Dominant condition on TXD
- · Permanent Dominant condition on the bus

In Normal mode, if the MCP2561/2FD detects an extended Low state on the TxD input, it will disable the CANH and CANL output drivers in order to prevent the corruption of data on the CAN bus. The drivers will remain disabled until TxD goes High.

In Standby mode, if the MCP2561/2FD detects an extended Dominant condition on the bus, it will set the RxD pin to Recessive state. This allows the attached controller to go to Low-Power mode until the Dominant issue is corrected. RxD is latched High until a Recessive state is detected on the bus, and the wake-up function is enabled again.

Both conditions have a time-out of 1.25 ms (typical). This implies a maximum bit time of  $69.44 \,\mu s$  (14.4 kHz), allowing up to 18 consecutive dominant bits on the bus.

#### 1.6 Power-On Reset (POR) and Undervoltage Detection

The MCP2561/2FD has undervoltage detection on both supply pins: VDD and VIO. Typical undervoltage thresholds are 1.2V for VIO and 4V for VDD.

When the device is powered on, CANH and CANL remain in a high-impedance state until both VDD and VIO exceed their undervoltage levels. Once powered on, CANH and CANL will enter a high-impedance state if the voltage level at VDD drops below the undervoltage level, providing voltage brown-out protection during normal operation.

In Normal mode, the receiver output is forced to Recessive state during an undervoltage condition on VDD. In Standby mode, the low-power receiver is only enabled when both VDD and VIO supply voltages rise above their respective undervoltage thresholds. Once these threshold voltages are reached, the low-power receiver is no longer controlled by the POR comparator and remains operational down to about 2.5V on the VDD supply (MCP2561/2FD). The MCP2562FD transfers data to the RxD pin down to 1.8V on the VIO supply.

### 1.7 Pin Descriptions

Table 1-2 describes the pinout.

#### TABLE 1-2:MCP2561/2FD PIN DESCRIPTIONS

<b>MCP2561FD</b> 3x3 DFN	MCP2561FD PDIP, SOIC	MCP2562FD 3x3 DFN	MCP2562FD PDIP, SOIC	Symbol	Pin Function
1	1	1	1	Txd	Transmit Data Input
2	2	2	2	Vss	Ground
3	3	3	3	Vdd	Supply Voltage
4	4	4	4	Rxd	Receive Data Output
5	5		—	SPLIT	Common Mode Stabilization - MCP2561FD only
—	—	5	5	Vio	Digital I/O Supply Pin - MCP2562FD only
6	6	6	6	CANL	CAN Low-Level Voltage I/O
7	7	7	7	CANH	CAN High-Level Voltage I/O
8	8	8	8	STBY	Standby Mode Input
9	_	9	_	EP	Exposed Thermal Pad

#### 1.7.1 TRANSMITTER DATA INPUT PIN (TxD)

The CAN transceiver drives the differential output pins CANH and CANL according to TxD. It is usually connected to the transmitter data output of the CAN controller device. When TxD is Low, CANH and CANL are in the Dominant state. When TxD is High, CANH and CANL are in the Recessive state, provided that another CAN node is not driving the CAN bus with a Dominant state. TxD is connected to an internal pull-up resistor (nominal 33 k $\Omega$ ) to VDD or VIO, in the MCP2561FD or MCP2562FD, respectively.

#### 1.7.2 GROUND SUPPLY PIN (Vss)

Ground supply pin.

#### 1.7.3 SUPPLY VOLTAGE PIN (VDD)

Positive supply voltage pin. Supplies transmitter and receiver, including the wake-up receiver.

#### 1.7.4 RECEIVER DATA OUTPUT PIN (Rxd)

RxD is a CMOS-compatible output that drives High or Low depending on the differential signals on the CANH and CANL pins, and is usually connected to the receiver data input of the CAN controller device. RxD is High when the CAN bus is Recessive, and Low in the Dominant state. RxD is supplied by VDD or VIO, in the MCP2561FD or MCP2562FD, respectively.

#### 1.7.5 SPLIT PIN (MCP2561FD ONLY)

Reference Voltage Output (defined as VDD/2). The pin is only active in Normal mode. In Standby mode, or when VDD is off, SPLIT floats.

#### 1.7.6 VIO PIN (MCP2562FD ONLY)

Supply for digital I/O pins. In the MCP2561FD, the supply for the digital I/O (TxD, RxD and STBY) is internally connected to VDD.

#### 1.7.7 CAN LOW PIN (CANL)

The CANL output drives the Low side of the CAN differential bus. This pin is also tied internally to the receive input comparator. CANL disconnects from the bus when MCP2561/2FD is not powered.

#### 1.7.8 CAN HIGH PIN (CANH)

The CANH output drives the high-side of the CAN differential bus. This pin is also tied internally to the receive input comparator. CANH disconnects from the bus when MCP2561/2FD is not powered.

#### 1.7.9 STANDBY MODE INPUT PIN (STBY)


This pin selects between Normal or Standby mode. In Standby mode, the transmitter, high speed receiver and SPLIT are turned off, only the low power receiver and wake-up filter are active. STBY is connected to an internal MOS pull-up resistor to VDD or VIO, in the MCP2561FD or MCP2562FD, respectively. The value of the MOS pull-up resistor depends on the supply voltage. Typical values are 660 k $\Omega$  for 5V, 1.1 M $\Omega$  for 3.3V and 4.4 M $\Omega$  for 1.8V

#### 1.7.10 EXPOSED THERMAL PAD (EP)

It is recommended that this pad is connected to Vss for the enhancement of electromagnetic immunity and thermal resistance.


# 1.8 Typical Applications

In order to meet the EMC/EMI requirements, a Common Mode Choke (CMC) might be required for data rates greater than 1 Mbps.





#### FIGURE 1-2: MCP2562FD WITH VIO PIN



# 2.0 ELECTRICAL CHARACTERISTICS

#### 2.1 Terms and Definitions

A number of terms are defined in ISO-11898 that are used to describe the electrical characteristics of a CAN transceiver device. These terms and definitions are summarized in this section.

#### 2.1.1 BUS VOLTAGE

VCANL and VCANH denote the voltages of the bus line wires CANL and CANH relative to ground of each individual CAN node.

#### 2.1.2 COMMON MODE BUS VOLTAGE RANGE

Boundary voltage levels of VCANL and VCANH with respect to ground, for which proper operation will occur, if up to the maximum number of CAN nodes are connected to the bus.

2.1.3 DIFFERENTIAL INTERNAL CAPACITANCE, CDIFF (OF A CAN NODE)

Capacitance seen between CANL and CANH during the Recessive state, when the CAN node is disconnected from the bus (see Figure 2-1).

2.1.4 DIFFERENTIAL INTERNAL RESISTANCE, RDIFF (OF A CAN NODE)

Resistance seen between CANL and CANH during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

#### 2.1.5 DIFFERENTIAL VOLTAGE, VDIFF (OF CAN BUS)

Differential voltage of the two-wire CAN bus, value VDIFF = VCANH - VCANL.


#### 2.1.6 INTERNAL CAPACITANCE, CIN (OF A CAN NODE)

Capacitance seen between CANL (or CANH) and ground during the Recessive state, when the CAN node is disconnected from the bus (see Figure 2-1).

#### 2.1.7 INTERNAL RESISTANCE, RIN (OF A CAN NODE)

Resistance seen between CANL (or CANH) and ground during the Recessive state, when the CAN node is disconnected from the bus (see Figure 2-1).

#### FIGURE 2-1: PHYSICAL LAYER DEFINITIONS



# 2.2 Absolute Maximum Ratings†

VDD	7.0V
Vio	7.0V
DC Voltage at TxD, RxD, STBY and Vss	0.3V to Vio + 0.3V
DC Voltage at CANH, CANL and SPLIT	58V to +58V
Transient Voltage on CANH, CANL (ISO-7637) (See Figure 2-5)	150V to +100V
Storage temperature	55°C to +150°C
Operating ambient temperature	40°C to +150°C
Virtual Junction Temperature, TvJ (IEC60747-1)	40°C to +190°C
Soldering temperature of leads (10 seconds)	+300°C
ESD protection on CANH and CANL pins for MCP2561FD (IEC 61000-4-2)	±14 kV
ESD protection on CANH and CANL pins for MCP2562FD (IEC 61000-4-2)	±8 kV
ESD protection on CANH and CANL pins (IEC 801; Human Body Model)	±8 kV
ESD protection on all other pins (IEC 801; Human Body Model)	±4 kV
ESD protection on all pins (IEC 801; Machine Model)	±300V
ESD protection on all pins (IEC 801; Charge Device Model)	±750V

**† NOTICE:** Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# 2.3 DC Characteristics

Electrical Characteristics: Exte VDD = 4.5V to 5.5V, VIO = 1.8V to		2), RL = 6	0Ω, CL = 1	00 pF; un	less othe	erwise specified.
Characteristic	Sym	Min	Тур	Max	Units	Conditions
SUPPLY						
VDD Pin						
Voltage Range	Vdd	4.5	—	5.5		
Supply Current	IDD		5	10	mA	Recessive; VTXD = VDD
			45	70		Dominant; VTXD = 0V
Standby Current	IDDS	_	5	15	μA	MCP2561FD
		—	5	15		MCP2562FD; Includes IIO
High Level of the POR Comparator	VPORH	3.8	—	4.3	V	
Low Level of the POR Comparator	VPORL	3.4	_	4.0	V	
Hysteresis of POR Comparator	VPORD	0.3	-	0.8	V	
V <sub>IO</sub> Pin						
Digital Supply Voltage Range	Vio	1.8	_	5.5	V	
Supply Current on VIO	lio	_	4	30	μA	Recessive; VTXD = VIO
			85	500	· ·	Dominant; VTXD = 0V
Standby Current	IDDS	_	0.3	1	μA	(Note 1)
Undervoltage detection on VIO	VUVD(IO)		1.2		V	(Note 1)
BUS LINE (CANH; CANL) TRA	NSMITTER		1 1		1	
CANH; CANL: Recessive Bus Output Voltage	VO(R)	2.0	0.5VDD	3.0	V	VTXD = VDD; No load
CANH; CANL: Bus Output Voltage in Standby	Vo(s)	-0.1	0.0	+0.1	V	STBY = VTXD = VDD; No load
Recessive Output Current	lo(r)	-5	—	+5	mA	-24V < VCAN < +24V
CANH: Dominant Output Voltage	Vo(d)	2.75	3.50	4.50	V	TxD = 0; RL = 50 to $65\Omega$
CANL: Dominant Output Voltage		0.50	1.50	2.25		R∟ = 50 to 65Ω
Symmetry of Dominant Output Voltage (VDD – VCANH – VCANL)	VO(D)(M)	-400	0	+400	mV	VTXD = VSS (Note 1)
Dominant: Differential Output Voltage	VO(DIFF)	1.5	2.0	3.0	V	VTXD = VSS; RL = 50 to $65\Omega$ Figure 2-2, Figure 2-4
Recessive: Differential Output Voltage		-120	0	12	mV	VTXD = VDD Figure 2-2, Figure 2-4
		-500	0	50	mV	VTXD = VDD no load. Figure 2-2, Figure 2-4

Note 1: Characterized; not 100% tested.

2: Only MCP2562FD has Vio pin. For the MCP2561FD, Vio is internally connected to VDD.

3: -12V to 12V is ensured by characterization, tested from -2V to 7V.

#### 2.3 DC Characteristics (Continued)

**Electrical Characteristics:** Extended (E): TAMB =  $-40^{\circ}$ C to  $+125^{\circ}$ C and High (H): TAMB =  $-40^{\circ}$ C to  $+150^{\circ}$ C; VDD = 4.5V to 5.5V, VIO = 1.8V to 5.5V (Note 2), RL =  $60\Omega$ , CL = 100 pF; unless otherwise specified.

Characteristic	Sym	Min	Тур	Мах	Units	Conditions
CANH: Short Circuit Output Current	lo(sc)	-120	85	—	mA	VTXD = VSS; VCANH = 0V; CANL: floating
		-100	—	_	mA	same as above, but VDD=5V, TAMB = 25°C (Note 1)
CANL: Short Circuit Output Current		—	75	+120	mA	VTXD = VSS; VCANL = 18V; CANH: floating
		—	_	+100	mA	same as above, but VDD=5V, TAMB = 25°C (Note 1)
BUS LINE (CANH; CANL) F	RECEIVER					
Recessive Differential Input Voltage	Vdiff(r)(i)	-1.0	_	+0.5	V	Normal Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)
		-1.0		+0.4		Standby Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)
Dominant Differential Input Voltage	Vdiff(d)(i)	0.9	_	Vdd	V	Normal Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)
		1.0	_	Vdd		Standby Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)
Differential Receiver Threshold	VTH(DIFF)	0.5	0.7	0.9	V	Normal Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)
		0.4	_	1.15		Standby Mode; -12V < V(CANH, CANL) < +12V; See Figure 2-6 (Note 3)
Differential Input Hysteresis	VHYS(DIFF)	50	_	200	mV	Normal mode, see Figure 2-6, (Note 1)
Common Mode Input Resistance	RIN	10	-	30	kΩ	(Note 1)
Common Mode Resistance Matching	RIN(M)	-1	0	+1	%	VCANH = VCANL, (Note 1)
Differential Input Resistance	RIN(DIFF)	10	—	100	kΩ	(Note 1)
Common Mode Input Capacitance	CIN(CM)	—	—	20	pF	VTXD = VDD; (Note 1)
Differential Input Capacitance	CIN(DIFF)	_	—	10		VTXD = VDD; (Note 1)
CANH, CANL: Input Leakage	ILI	-5		+5	μA	VDD = VTXD = VSTBY = 0V. For <b>MCP2562FD</b> , VIO = 0V. VCANH = VCANL = 5 V.

Note 1: Characterized; not 100% tested.

2: Only MCP2562FD has Vio pin. For the MCP2561FD, Vio is internally connected to VDD.

**3:** -12V to 12V is ensured by characterization, tested from -2V to 7V.

# 2.3 DC Characteristics (Continued)

Electrical Characteristics: Exter VDD = 4.5V to 5.5V, VIO = 1.8V to						
Characteristic	Sym	Min	Тур	Max	Units	Conditions
COMMON MODE STABILIZATIO		(SPLIT)				
Output Voltage	Vo	0.3Vdd	0.5VDD	0.7Vdd	V	Normal mode; IspLit = -500 μA to +500 μA
		0.45VDD	0.5Vdd	0.55Vdd	V	Normal mode; $RL \ge 1 M\Omega$
Leakage Current	ΙL	-5	_	+5	μA	Standby mode; VsPLIT = -24V to + 24V (ISO 11898: -12V ~ +12V)
DIGITAL INPUT PINS (TxD, STE	BY)	-			-	
High-Level Input Voltage	V <sub>IH</sub>	0.7Vio	—	Vio + 0.3	V	
Low-Level Input Voltage	V <sub>IL</sub>	-0.3	—	0.3Vio	V	
High-Level Input Current	IIH	-1	—	+1	μA	
TxD: Low-Level Input Current	I <sub>IL(TXD)</sub>	-270	-150	-30	μA	
STBY: Low-Level Input Current	I <sub>IL(STBY)</sub>	-30	—	-1	μA	
RECEIVE DATA (Rxd) OUTPUT						
High-Level Output Voltage	V <sub>OH</sub>	VDD - 0.4	—	—	V	IOH = -2 mA ( <b>MCP2561FD)</b> ; typical -4 mA
		Vio - 0.4	—	—		IOH = -1 mA ( <b>MCP2562FD)</b> ; typical -2 mA
Low-Level Output Voltage	V <sub>OL</sub>	_		0.4	V	IOL = 4 mA; typical 8 mA
THERMAL SHUTDOWN						
Shutdown Junction Temperature	$T_{J(SD)}$	165	175	185	°C	-12V < V(CANH, CANL) < +12V, (Note 1)
Shutdown Temperature Hysteresis	T <sub>J(HYST)</sub>	20	—	30	°C	-12V < V(CANH, CANL) < +12V, (Note 1)


Note 1: Characterized; not 100% tested.

2: Only MCP2562FD has Vio pin. For the MCP2561FD, Vio is internally connected to VDD.

3: -12V to 12V is ensured by characterization, tested from -2V to 7V.

# MCP2561/2FD

#### FIGURE 2-2: PHYSICAL BIT REPRESENTATION AND SIMPLIFIED BIAS IMPLEMENTATION




### 2.4 AC Characteristics

Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C and High (H): TAMB = -40°C to +150°C;
VDD = 4.5V to 5.5V, VIO = 1.8V to 5.5V (Note 2), RL = $60\Omega$ , CL = 100 pF; unless otherwise specified.

VDD = 4.5V to 5.5V, $VIO = 1.8V$ to 5.5V (Note 2), RL = 0002, CL = 100 pF; unless otherwise specified.							
Param. No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions
1	tвıт	Bit Time	0.2	_	69.44	μs	
2	fBIT	Bit Frequency	14.4	-	5000	kHz	
3	ttxd-buson	Delay TxD Low to Bus Dominant	—	65	_	ns	(Note 1)
4	ttxd-busoff	Delay TxD High to Bus Recessive	—	90	—	ns	(Note 1)
5	tBUSON-RXD	Delay Bus Dominant to RxD	_	60	—	ns	(Note 1)
6	tBUSOFF-RXD	Delay Bus Recessive to RxD	—	65	—	ns	(Note 1)
7	ttxd - rxd	Propagation Delay TxD to RxD	—	90	120	ns	
			_	120	180	ns	RL = 120Ω, CL = 200 pF, (Note 1)
8a	tbit(RXD),2M	Recessive bit time on RxD - 2 Mbps, Loop Delay Symmetry	450	485	550	ns	tBIT(TXD) = 500 ns, see Figure 2-10
			400	460	550	ns	$t_{BIT(TXD)} = 500 \text{ ns},$ see Figure 2-10, RL = 120 $\Omega$ , CL = 200 pF, (Note 1)
8b	tbit(rxd),5M	Recessive bit time on RxD - 5 Mbps, Loop Delay Symmetry	160	185	220	ns	tBIT(TXD) = 200 ns, see Figure 2-10
8c	tbit(rxd),8M	Recessive bit time on RxD - 8 Mbps, Loop Delay Symmetry	85	105	140	ns	tBIT(TXD) = 120 ns, see Figure 2-10 (Note 1)
9	tfltr(wake)	Delay Bus Dominant to RxD (Standby mode)	0.5	1	4	μs	Standby mode
10	<b>t</b> WAKE	Delay Standby to Normal Mode	5	25	40	μs	Negative edge on STBY
11	<b>t</b> PDT	Permanent Dominant Detect Time	—	1.25	—	ms	Txd = 0V
12	<b>t</b> PDTR	Permanent Dominant Timer Reset	_	100	_	ns	The shortest Recessive pulse on TxD or CAN bus to reset Permanent Dominant Timer


Note 1: Characterized, not 100% tested.

#### FIGURE 2-3: TEST LOAD CONDITIONS




# MCP2561/2FD


#### FIGURE 2-4: TEST CIRCUIT FOR ELECTRICAL CHARACTERISTICS



#### FIGURE 2-5: TEST CIRCUIT FOR AUTOMOTIVE TRANSIENTS




#### FIGURE 2-6: HYSTERESIS OF THE RECEIVER




# 2.5 Timing Diagrams and Specifications






#### FIGURE 2-8: TIMING DIAGRAM FOR WAKEUP FROM STANDBY








# MCP2561/2FD

#### FIGURE 2-10: TIMING DIAGRAM FOR LOOP DELAY SYMMETRY



### 2.6 Thermal Specifications


Parameter	Symbol	Min	Тур	Мах	Units	Test Conditions
Temperature Ranges						
Specified Temperature Range	TA	-40	_	+125	°C	
		-40	-	+150		
Operating Temperature Range	TA	-40	—	+150	°C	
Storage Temperature Range	TA	-65	—	+155	°C	
Thermal Package Resistances						
Thermal Resistance, 8L-DFN 3x3	θJA	_	56.7		°C/W	
Thermal Resistance, 8L-PDIP	θJA	_	89.3	_	°C/W	
Thermal Resistance, 8L-SOIC	θJA	_	149.5	_	°C/W	

# 3.0 PACKAGING INFORMATION


# 3.1 Package Marking Information




Part Number	Code
MCP2561FD-E/MF	DADY
MCP2561FDT-E/MF	DADY
MCP2561FD-H/MF	DADZ
MCP2561FDT-H/MF	DADZ
MCP2562FD-E/MF	DAEA
MCP2562FDT-E/MF	DAEA
MCP2562FD-H/MF	DAEB
MCP2562FDT-H/MF	DAEB




8-Lead PDIP (300 mil)




2561FD E/P@256 307



8-Lead SOIC (150 mil)



Example:




2561FDH SN@31246 256

Legend	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.				
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.					

# 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

#### 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	8			
Pitch	е		0.65 BSC		
Overall Height	Α	0.80 0.90 1.00			
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	3.00 BSC			
Exposed Pad Width	E2	1.34	-	1.60	
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.60	-	2.40	
Contact Width	b	0.25	0.30	0.35	
Contact Length	L	0.20	0.30	0.55	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated


4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

#### 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# **RECOMMENDED LAND PATTERN**

	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC			
Optional Center Pad Width	W2			2.40	
Optional Center Pad Length	T2			1.55	
Contact Pad Spacing	C1		3.10		
Contact Pad Width (X8)	X1			0.35	
Contact Pad Length (X8)	Y1			0.65	
Distance Between Pads	G	0.30			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2062B


# 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











END VIEW

Microchip Technology Drawing No. C04-018D Sheet 1 of 2

# 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		INCHES			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Ν	8			
Pitch	е	.100 BSC			
Top to Seating Plane	Α	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eВ	-	-	.430	


Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2




**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Ν	8			
Pitch	е	1.27 BSC			
Overall Height	А	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25 - 0.50			
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Foot Angle	$\varphi$	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic


- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	its MILLIMETERS		S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A