imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





MCP3425

16-Bit Analog-to-Digital Converter with I²C Interface and On-Board Reference


Features

- 16-bit $\Delta\Sigma$ ADC in a SOT-23-6 package
- Differential Input Operation
- Self Calibration of Internal Offset and Gain per each conversion
- On-Board Voltage Reference:
 - Accuracy: 2.048V ± 0.05%
- On-Board Programmable Gain Amplifier (PGA):
 Gains of 1, 2, 4 or 8
- On-Board Oscillator
- INL: 10 ppm of FSR (FSR = 4.096V/PGA)
- Programmable Data Rate Options:
 - 15 SPS (16 bits)
 - 60 SPS (14 bits)
 - 240 SPS (12 bits)
- · One-Shot or Continuous Conversion Options
- Low Current Consumption:
- 145 μA typical (V_{DD}= 3V, Continuous Conversion)
- One-Shot Conversion (1 SPS) with V_{DD} = 3V:
 - 9.7 µA typical with 16 bit mode
 - 2.4 µA typical with 14 bit mode
 - 0.6 µA typical with 12 bit mode
- Supports I²C Serial Interface:
 - Standard, Fast and High-Speed Modes
- Single Supply Operation: 2.7V to 5.5V
- Extended Temperature Range: -40°C to 125°C

Typical Applications

- Portable Instrumentation
- · Weigh Scales and Fuel Gauges
- Temperature Sensing with RTD, Thermistor, and Thermocouple
- Bridge Sensing for Pressure, Strain, and Force.

Package Types




Description

The MCP3425 is a single channel low-noise, high accuracy $\Delta\Sigma$ A/D converter with differential inputs and up to 16 bits of resolution in a small SOT-23-6 package. The on-board precision 2.048V reference voltage enables an input range of ±2.048V differentially (Δ voltage = 4.096V). The device uses a two-wire I²C compatible serial interface and operates from a single 2.7V to 5.5V power supply.

The MCP3425 device performs conversion at rates of 15, 60, or 240 samples per second (SPS) depending on the user controllable configuration bit settings using the two-wire l^2C serial interface. This device has an on-board programmable gain amplifier (PGA). The user can select the PGA gain of x1, x2, x4, or x8 before the analog-to-digital conversion takes place. This allows the MCP3425 device to convert a smaller input signal with high resolution. The device has two conversion modes: (a) Continuous mode and (b) One-Shot mode. In One-Shot mode, the device enters a low current standby mode automatically after one conversion. This reduces current consumption greatly during idle periods.

The MCP3425 device can be used for various high accuracy analog-to-digital data conversion applications where design simplicity, low power, and small footprint are major considerations.

Block Diagram



NOTES:

1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings†

V _{DD}
All inputs and outputs w.r.t V_{SS} 0.3V to $V_{DD}\text{+}0.3V$
Differential Input Voltage $ V_{DD} - V_{SS} $
Output Short Circuit CurrentContinuous
Current at Input Pins±2 mA
Current at Output and Supply Pins±10 mA
Storage Temperature65°C to +150°C
Ambient Temp. with power applied55°C to +125°C
ESD protection on all pins \geq 6 kV HBM, \geq 400V MM
Maximum Junction Temperature (T _J)+150°C

†Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{DD} = +5.0V$, $V_{SS} = 0V$, $V_{IN^+} = V_{IN^-} = V_{REF}/2$. All ppm units use 2^*V_{REF} as full-scale range.

Parameters	Sym	Min	Тур	Max	Units	Conditions
Analog Inputs		•			•	•
Differential Input Range		—	±2.048/PGA	_	V	$V_{IN} = V_{IN} + - V_{IN} -$
Common-Mode Voltage Range (absolute) (Note 1)		V _{SS} -0.3	—	V _{DD} +0.3	V	
Differential Input Impedance (Note 2)	Z _{IND} (f)	—	2.25/PGA	—	MΩ	During normal mode operation
Common Mode input Impedance	Z _{INC} (f)	—	25	—	MΩ	PGA = 1, 2, 4, 8
System Performance						·
Resolution and No Missing		12	—	_	Bits	DR = 240 SPS
Codes (Note 8)		14	—	_	Bits	DR = 60 SPS
		16	—	_	Bits	DR = 15 SPS
Data Rate (Note 3)	DR	176	240	328	SPS	S1,S0 = '00', (12 bits mode)
		44	60	82	SPS	S1,S0 = '01', (14 bits mode)
		11	15	20.5	SPS	S1,S0 = '10', (16 bits mode)
Output Noise		—	2.5	—	μV_{RMS}	$T_A = +25^{\circ}C$, DR = 15 SPS, PGA = 1, V _{IN} = 0
Integral Nonlinearity (Note 4)	INL	—	10	—	ppm of FSR	DR = 15 SPS (Note 6)
Internal Reference Voltage	V _{REF}	_	2.048	—	V	
Gain Error (Note 5)		—	0.1	—	%	PGA = 1, DR = 15 SPS
PGA Gain Error Match (Note 5)		—	0.1	—	%	Between any 2 PGA gains
Gain Error Drift (Note 5)		_	15	_	ppm/°C	PGA=1, DR = 15 SPS

Note 1: Any input voltage below or greater than this voltage causes leakage current through the ESD diodes at the input pins. This parameter is ensured by characterization and not 100% tested.

2: This input impedance is due to 3.2 pF internal input sampling capacitor.

3: The total conversion speed includes auto-calibration of offset and gain.

4: INL is the difference between the endpoints line and the measured code at the center of the quantization band.

5: Includes all errors from on-board PGA and V_{REF}.

6: Full Scale Range (FSR) = 2 x 2.048/PGA = 4.096/PGA.

7: This parameter is ensured by characterization and not 100% tested.

8: This parameter is ensured by design and not 100% tested.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{DD} = +5.0V$, $V_{SS} = 0V$, $V_{IN^+} = V_{IN^-} = V_{REF}/2$. All ppm units use 2^*V_{REF} as full-scale range.

Parameters	Sym	Min	Тур	Max	Units	Conditions
Offset Error	V _{OS}	—	30	-	μV	Tested at PGA = 1 V_{DD} = 5.0V and DR = 15 SPS
Offset Drift vs. Temperature		—	300	_	nV/°C	$V_{DD} = 5.0 V$
Common-Mode Rejection		—	100	_	dB	at DC and PGA =1,
		—	105	—	dB	at DC and PGA =8, $T_A = +25^{\circ}C$
Gain vs. V _{DD}		—	5	—	ppm/V	$T_A = +25^{\circ}C, V_{DD} = 2.7V \text{ to } 5.5V,$ PGA = 1
Power Supply Rejection at DC		—	95	-	dB	$T_A = +25^{\circ}C, V_{DD} = 2.7V \text{ to } 5.5V,$ PGA = 1
Power Requirements						
Voltage Range	V _{DD}	2.7	—	5.5	V	
Supply Current during	I _{DDA}	—	155	190	μA	$V_{DD} = 5.0V$
Conversion		—	145	_	μA	$V_{DD} = 3.0V$
Supply Current during Standby Mode	I _{DDS}	—	0.1	0.5	μA	
I ² C Digital Inputs and Digital O	utputs					•
High level input voltage	V _{IH}	0.7 V _{DD}	_	V _{DD}	V	
Low level input voltage	V _{IL}	—	_	0.3V _{DD}	V	
Low level output voltage	V _{OL}	—	_	0.4	V	$I_{OL} = 3 \text{ mA}, V_{DD} = +5.0 \text{ V}$
Hysteresis of Schmitt Trigger for inputs (Note 7)	V _{HYST}	0.05V _{DD}	—	—	V	f _{SCL} = 100 kHz
Supply Current when I ² C bus line is active	I _{DDB}	—	—	10	μA	
Input Leakage Current	I _{ILH}	—	_	1	μA	V _{IH} = 5.5V
	I _{ILL}	-1	—	—	μA	V _{IL} = GND
Pin Capacitance and I ² C Bus C	apacitance					
Pin capacitance	C _{PIN}	—	—	10	pF	
I ² C Bus Capacitance	Cb			400	pF	

Note 1: Any input voltage below or greater than this voltage causes leakage current through the ESD diodes at the input pins. This parameter is ensured by characterization and not 100% tested.

2: This input impedance is due to 3.2 pF internal input sampling capacitor.

3: The total conversion speed includes auto-calibration of offset and gain.

4: INL is the difference between the endpoints line and the measured code at the center of the quantization band.

5: Includes all errors from on-board PGA and V_{REF}.

6: Full Scale Range (FSR) = 2 x 2.048/PGA = 4.096/PGA.

7: This parameter is ensured by characterization and not 100% tested.

8: This parameter is ensured by design and not 100% tested.

TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{DD} = +5.0V$, $V_{SS} = 0V$.							
Parameters	Sym	Min	Тур	Max	Units	Conditions	
Temperature Ranges							
Specified Temperature Range	TA	-40		+85	°C		
Operating Temperature Range	T _A	-40	—	+125	°C		
Storage Temperature Range	T _A	-65	—	+150	°C		
Thermal Package Resistances		-					
Thermal Resistance, 6L SOT-23	θ_{JA}		190.5		°C/W		

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{DD} = +5.0V$, $V_{SS} = 0V$, $V_{IN} + = V_{IN} - = V_{REF}/2$.





FIGURE 2-1: INL vs. Supply Voltage (V_{DD}).





INL vs. Temperature.




FIGURE 2-3: Temperature.






FIGURE 2-4: Output Noise vs. Input Voltage.




FIGURE 2-5: Total Error vs. Input Voltage.







FIGURE 2-6:

Gain Error vs. Temperature.

Note: Unless otherwise indicated, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{DD} = +5.0V$, $V_{SS} = 0V$, $V_{IN} + = V_{IN} = V_{REF}/2$.










I_{DDS} vs. Temperature.





I_{DDB} vs. Temperature.






FIGURE 2-10: OSC Drift vs. Temperature.





Frequency Response.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

MCP3425	Symbol	Definition				
SOT-23-6	Symbol	Definition				
1	V _{IN} +	Positive Differential Analog Input Pin				
2	V _{SS}	Ground Pin				
3	SCL	Serial Clock Input Pin of the I ² C Interface				
4	SDA	Bidirectional Serial Data Pin of the I ² C Interface				
5	V _{DD}	Positive Supply Voltage Pin				
6	V _{IN} -	Negative Differential Analog Input Pin				

TABLE 3-1: PIN FUNCTION TABLE

3.1 Analog Inputs (V_{IN}+, V_{IN}-)

 V_{IN+} and V_{IN^-} are differential signal input pins. The MCP3425 device accepts a fully differential analog input signal which is connected on the V_{IN+} and V_{IN^-} input pins. The differential voltage that is converted is defined by $V_{IN} = (V_{IN+} - V_{IN^-})$ where V_{IN+} is the voltage applied at the V_{IN+} pin and V_{IN^-} is the voltage applied at the V_{IN+} pin and V_{IN^-} is the voltage applied at the V_{IN+} pin and V_{IN^-} is the voltage applied at the V_{IN^+} pin. The input signal level is amplified by the programmable gain amplifier (PGA) before the conversion. The differential input voltage should not exceed an absolute of (V_{REF}/PGA) for accurate measurement, where V_{REF} is the internal reference voltage (2.048V) and PGA is the PGA gain setting. The converter output code will saturate if the input range exceeds (V_{REF}/PGA).

The absolute voltage range on each of the differential input pins is from V_{SS}-0.3V to V_{DD}+0.3V. Any voltage above or below this range will cause leakage currents through the Electrostatic Discharge (ESD) diodes at the input pins. This ESD current can cause unexpected performance of the device. The common mode of the analog inputs should be chosen such that both the differential analog input range and the absolute voltage range on each pin are within the specified operating defined in Section 1.0 "Electrical range Characteristics" and Section 4.0 "Description of Device Operation".

3.2 Supply Voltage (V_{DD}, V_{SS})

 V_{DD} is the power supply pin for the device. This pin requires an appropriate bypass capacitor of about 0.1 μF (ceramic) to ground. An additional 10 μF capacitor (tantalum) in parallel is also recommended to further attenuate high frequency noise present in some application boards. The supply voltage (V_{DD}) must be maintained in the 2.7V to 5.5V range for specified operation.

 $V_{\rm SS}$ is the ground pin and the current return path of the device. The user must connect the $V_{\rm SS}$ pin to a ground plane through a low impedance connection. If an analog ground path is available in the application PCB (printed circuit board), it is highly recommended that the $V_{\rm SS}$ pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

3.3 Serial Clock Pin (SCL)

SCL is the serial clock pin of the I^2C interface. The MCP3425 acts only as a slave and the SCL pin accepts only external serial clocks. The input data from the Master device is shifted into the SDA pin on the rising edges of the SCL clock and output from the MCP3425 occurs at the falling edges of the SCL clock. The SCL pin is an open-drain N-channel driver. Therefore, it needs a pull-up resistor from the V_{DD} line to the SCL pin. Refer to **Section 5.3** "I²C Serial Communications" for more details of I²C Serial Interface communication.

3.4 Serial Data Pin (SDA)

SDA is the serial data pin of the l^2C interface. The SDA pin is used for input and output data. In read mode, the conversion result is read from the SDA pin (output). In write mode, the device configuration bits are written (input) though the SDA pin. The SDA pin is an opendrain N-channel driver. Therefore, it needs a pull-up resistor from the V_{DD} line to the SDA pin. Except for start and stop conditions, the data on the SDA pin must be stable during the high period of the clock. The high or low state of the SDA pin can only change when the clock signal on the SCL pin is low. Refer to **Section 5.3** "I²C Serial Communications" for more details of l^2C Serial Interface communication.

NOTES:

4.0 DESCRIPTION OF DEVICE OPERATION

4.1 General Overview

The MCP3425 is a low-power, 16-Bit Delta-Sigma A/D converter with an I²C serial interface. The device contains an on-board voltage reference (2.048V). programmable gain amplifier (PGA), and internal oscillator. The user can select 12, 14, or 16 bit conversion by setting the configuration register bits. The device can be operated in Continuous Conversion or One-Shot Conversion mode. In the Continuous Conversion mode, the device converts the inputs continuously. While in the One-Shot Conversion mode, the device converts the input one time and stays in the low-power standby mode until it receives another command for a new conversion. During the standby mode, the device consumes less than 0.1 µA typical. When the device powers up (POR is set), it automatically resets the configuration bits to default settings.

Device default settings are:

- Conversion bit resolution: 12 bits (240 sps)
- PGA gain setting: x1
- Continuous conversion

Once the device is powered-up, the user can reprogram the configuration bits using I^2C serial interface any time. The configuration bits are stored in volatile memory.

User selectable options are:

- Conversion bit resolution: 12, 14, or 16 bits
- PGA Gain selection: x1, x2, x4, or x8
- Continuous or one-shot conversion

In the Continuous Conversion mode, the device converts the inputs continuously. While in the One-Shot Conversion mode, the device converts the input one time and stays in the low-power standby mode until it receives another command for a new conversion. During the standby mode, the device consumes less than 1 μ A maximum.

4.2 Power-On-Reset (POR)

The device contains an internal Power-On-Reset (POR) circuit that monitors power supply voltage (V_{DD}) during operation. This circuit ensures correct device start-up at system power-up and power-down events. The POR has built-in hysteresis and a timer to give a high degree of immunity to potential ripples and noises on the power supply. A 0.1 μ F decoupling capacitor should be mounted as close as possible to the V_{DD} pin for additional transient immunity.

The threshold voltage is set at 2.2V with a tolerance of approximately $\pm 5\%$. If the supply voltage falls below this threshold, the device will be held in a reset condition. The typical hysteresis value is approximately 200 mV.

The POR circuit is shut-down during the low-power standby mode. Once a power-up event has occurred, the device requires additional delay time (approximately $300 \ \mu$ s) before a conversion can take place. During this time, all internal analog circuitries are settled before the first conversion occurs. Figure 4-1 illustrates the conditions for power-up and power-down events under typical start-up conditions.

When the device powers up, it automatically resets and sets the configuration bits to default settings. The default configuration bit conditions are a PGA gain of 1 V/V and a conversion speed of 240 SPS in Continuous Conversion mode. When the device receives an I^2C General Call Reset command, it performs an internal reset similar to a Power-On-Reset event.




FIGURE 4-1: POR Operation.

4.3 Internal Voltage Reference

The device contains an on-board 2.048V voltage reference. This reference voltage is for internal use only and not directly measurable. The specifications of the reference voltage are part of the device's gain and drift specifications. Therefore, there is no separate specification for the on-board reference.

4.4 Analog Input Channel

The differential analog input channel has a switched capacitor structure. The internal sampling capacitor (3.2 pF for PGA = 1) is charged and discharged to process a conversion. The charging and discharging of the input sampling capacitor creates dynamic input currents at each input pin. The current is a function of the differential input voltages, and inversely proportional to the internal sampling capacitance, sampling frequency, and PGA setting.

4.5 Input Voltage Range

The differential (V_{IN}) and common mode voltage (V_{INCOM}) at the input pins without considering PGA setting are defined by:

$$V_{IN} = V_{IN} + -V_{IN}$$

 $V_{INCOM} = \frac{V_{IN} + +V_{IN}}{2}$

The input signal levels are amplified by the internal programmable gain amplifier (PGA) at the front end of the $\Delta\Sigma$ modulator.

The user needs to consider two conditions for the input voltage range: (a) Differential input voltage range and (b) Absolute maximum input voltage range.

4.5.1 DIFFERENTIAL INPUT VOLTAGE RANGE

The device performs conversions using its internal reference voltage ($V_{REF} = 2.048V$). Therefore, the absolute value of the differential input voltage (V_{IN}), with PGA setting is included, needs to be less than the internal reference voltage. The device will output saturated output codes (all 0s or all 1s except sign bit) if the absolute value of the input voltage (V_{IN}), with PGA setting is included, is greater than the internal reference voltage ($V_{REF} = 2.048V$). The input full-scale voltage range is given by:

EQUATION 4-1:

 $-V_{REF} \le (V_{IN} \bullet PGA) \le (V_{REF} - 1LSB)$ Where: $V_{IN} = V_{IN^+} - V_{IN^-}$ $V_{REF} = 2.048V$

If the input voltage level is greater than the above limit, the user can use a voltage divider and bring down the input level within the full-scale range. See Figure 6-7 for more details of the input voltage divider circuit.

4.5.2 ABSOLUTE MAXIMUM INPUT VOLTAGE RANGE

The input voltage at each input pin must be less than the following absolute maximum input voltage limits:

- Input voltage < V_{DD}+0.3V
- Input voltage > V_{SS}-0.3V

Any input voltage outside this range can turn on the input ESD protection diodes, and result in input leakage current, causing conversion errors, or permanently damage the device.

Care must be taken in setting the input voltage ranges so that the input voltage does not exceed the absolute maximum input voltage range.

4.6 Input Impedance

The device uses a switched-capacitor input stage using a 3.2 pF sampling capacitor. This capacitor is switched (charged and discharged) at a rate of the sampling frequency that is generated by on-board clock. The differential input impedance varies with the PGA settings. The typical differential input impedance during a normal mode operation is given by:

$Z_{IN}(f) = 2.25 M\Omega/PGA$

Since the sampling capacitor is only switching to the input pins during a conversion process, the above input impedance is only valid during conversion periods. In a low power standby mode, the above impedance is not presented at the input pins. Therefore, only a leakage current due to ESD diode is presented at the input pins.

The conversion accuracy can be affected by the input signal source impedance when any external circuit is connected to the input pins. The source impedance adds to the internal impedance and directly affects the time required to charge the internal sampling capacitor. Therefore, a large input source impedance connected to the input pins can degrade the system performance, such as offset, gain, and Integral Non-Linearity (INL) errors. Ideally, the input source impedance should be zero. This can be achievable by using an operational amplifier with a closed-loop output impedance of tens of ohms.

4.7 Aliasing and Anti-aliasing Filter

Aliasing occurs when the input signal contains time-varying signal components with frequency greater than half the sample rate. In the aliasing conditions, the device can output unexpected output codes. For applications that are operating in electrical noise environments, the time-varying signal noise or high frequency interference components can be easily added to the input signals and cause aliasing. Although the device has an internal first order sinc filter, the filter response (Figure 2-11) may not give enough attenuation to all aliasing signal components. To avoid the aliasing, an external anti-aliasing filter, which can be accomplished with a simple RC low-pass filter, is typically used at the input pins. The low-pass filter cuts off the high frequency noise components and provides a band-limited input signal to the input pins.

4.8 Self-Calibration

The device performs a self-calibration of offset and gain for each conversion. This provides reliable conversion results from conversion-to-conversion over variations in temperature as well as power supply fluctuations.

4.9 Digital Output Codes and Conversion to Real Values

4.9.1 DIGITAL OUTPUT CODE FROM DEVICE

The digital output code is proportional to the input voltage and PGA settings. The output data format is a binary two's complement. With this code scheme, the MSB can be considered a sign indicator. When the MSB is a logic '0', the input is positive. When the MSB is a logic '1', the input is negative. The following is an example of the output code:

a. for a negative full scale input voltage: 100...000

Example: $(V_{IN} - V_{IN}) \cdot PGA = -2.048V$

- b. for a zero differential input voltage: 000...000 Example: $(V_{IN}$ + V_{IN} -) = 0
- c. for a positive full-scale input voltage: 011...111

Example: $(V_{IN}$ - V_{IN} -) • PGA = 2.048V

The MSB (sign bit) is always transmitted first through the I^2C serial data line. The resolution for each conversion is 16, 14, or 12 bits depending on the conversion rate selection bit settings by the user.

The output codes will not roll-over even if the input voltage exceeds the maximum input range. In this case, the code will be locked at 0111...11 for all voltages greater than (V_{REF} - 1 LSB)/PGA and 1000...00 for voltages less than - V_{REF} /PGA. Table 4-2 shows an example of output codes of various input levels for 16 bit conversion mode. Table 4-3 shows an example of minimum and maximum output codes for each conversion rate option.

The number of output code is given by:

EQUATION 4-2:

Number of Output Code = $(Maximum Code + 1) \times PGA \times \frac{(V_{IN} + -V_{IN})}{2.048V}$ Where: See Table 4-3 for Maximum Code

The LSB of the data conversion is given by:

EQUATION 4-3:

$$LSB = \frac{2 \times V_{REF}}{2^{N}} = \frac{2 \times 2.048V}{2^{N}}$$

Where:
N = User programmable bit resolution:
12,14, or 16

Table 4-1 shows the LSB size of each conversion rate setting. The measured unknown input voltage is obtained by multiplying the output codes with LSB. See the following section for the input voltage calculation using the output codes.

TABLE 4-1: RESOLUTION SETTINGS VS. LSB

Resolution Setting	LSB
12 bits	1 mV
14 bits	250 μV
16 bits	62.5 μV

TABLE 4-2:EXAMPLE OF OUTPUT CODE
FOR 16 BITS

Input Voltage: [V _{IN} + - V _{IN} -] • PGA	Digital Output Code
≥ V _{REF}	011111111111111
V _{REF} - 1 LSB	011111111111111
2 LSB	000000000000010
1 LSB	0000000000000001
0	000000000000000000000000000000000000000
-1 LSB	111111111111111
-2 LSB	1111111111111110
- V _{REF}	1000000000000000
< -V _{REF}	1000000000000000

Note 1: MSB is a sign indicator:

0: Positive input $(V_{IN} + > V_{IN})$

1: Negative input $(V_{IN}^+ > V_{IN}^-)$

2: Output data format is binary two's complement.

TABLE 4-3: MINIMUM AND MAXIMUM CODES

Number of Bits	Data Rate	Data Rate Minimum Code	
12	240 SPS	-2048	2047
14	60 SPS	-8192	8191
16	15 SPS	-32768	32767

Note: Maximum n-bit code = $2^{n-1} - 1$ Minimum n-bit code = $-1 \times 2^{n-1}$

4.9.2 CONVERTING THE DEVICE OUTPUT CODE TO INPUT SIGNAL VOLTAGE

When the user gets the digital output codes from the device as described in **Section 4.9.1** "**Digital output code from device**", the next step is converting the digital output codes to a measured input voltage. Equation 4-4 shows an example of converting the output codes to its corresponding input voltage.

If the sign indicator bit (MSB) is `0', the input voltage is obtained by multiplying the output code with the LSB and divided by the PGA setting.

If the sign indicator bit (MSB) is `1', the output code needs to be converted to two's complement before multiplied by LSB and divided by the PGA setting. Table 4-4 shows an example of converting the device output codes to input voltage.

EQUATION 4-4: CONVERTING OUTPUT CODES TO INPUT VOLTAGE

	V	JLIAGE					
If MSB = 0 (Positive Output Code):							
Input Voltage = (Output Code) • $\frac{LSB}{PGA}$							
If MSB = 1 (Negative Output Code): Input Voltage = $(2 \text{ 's complement of Output Code}) \cdot \frac{LSB}{PGA}$							
Where:							
LSB	=	See Table 4-1					
2's complement	=	1's complement + 1					

Input Voltage [V _{IN} + - V _{IN} -] • PGA]	Digital Output Code	MSB (sign bit)	Example of Converting Output Codes to Input Voltage
≥ V _{REF}	0111111111111111	0	$\begin{array}{l} (2^{14}+2^{13}+2^{12}+2^{11}+2^{10}+2^{9}+2^{8}+2^{7}+2^{6}+2^{5}+2^{4}+2^{3}+2^{2}+2^{1}+2^{0})x\\ \text{LSB}(62.5\mu\text{V})/\text{PGA}\ =\ 2.048\ (\text{V})\ \text{for PGA}\ =\ 1 \end{array}$
V _{REF} - 1 LSB	01111111111111111	0	$\begin{array}{l} (2^{14}+2^{13}+2^{12}+2^{11}+2^{10}+2^{9}+2^{8}+2^{7}+2^{6}+2^{5}+2^{4}+2^{3}+2^{2}+2^{1}+2^{0})x\\ \text{LSB}(62.5\mu\text{V})/\text{PGA}\ =\ 2.048\ (\text{V})\ \text{for PGA}\ =\ 1 \end{array}$
2 LSB	000000000000000000000000000000000000000	0	$(0+0+0+0+0+0+0+0+0+0+0+0+2^{1}+0) \times LSB(62.5 \mu V)/PGA = 125 (\mu V)$ for PGA = 1
1 LSB	000000000000000000000000000000000000000	0	$(0+0+0+0+0+0+0+0+0+0+0+0+0+0+2^{0}) \times LSB(62.5 \mu V)/PGA = 62.5 (\mu V) for PGA = 1$
0	000000000000000000000000000000000000000	0	$(0+0+0+0+0+0+0+0+0+0+0+0+0+0) \times LSB (62.5 \mu V) /PGA = 0 (V) for PGA = 1$
-1 LSB	11111111111111111	1	$\begin{array}{l} -\left(0{+}0{+}0{+}0{+}0{+}0{+}0{+}0{+}0{+}0{+}$
-2 LSB	1111111111111110	1	- $(0+0+0+0+0+0+0+0+0+0+0+0+2^1+0) \times \text{LSB}(62.5 \mu\text{V}) / \text{PGA}$ = - 125 (μ V) for PGA = 1
- V _{REF}	10000000000000000	1	$-(2^{15}+0+0+0+0+0+0+0+0+0+0+0+0+0+0+0) x$ LSB(62.5 μ V)/PGA = - 2.048 (V) for PGA = 1
≤ -V _{REF}	10000000000000000	1	$-(2^{15}+0+0+0+0+0+0+0+0+0+0+0+0+0+0+0) x$ LSB(62.5 μ V)/PGA = -2.048 (V) for PGA = 1

TABLE 4-4: EXAMPLE OF CONVERTING OUTPUT CODE TO VOLTAGE (WITH 16 BIT SETTING)

5.0 USING THE MCP3425 DEVICE

5.1 Operating Modes

The user operates the device by setting up the device configuration register using a write command (see Figure 5-2) and reads the conversion data using a read command (see Figure 5-3). The device operates in two modes: (a) Continuous Conversion Mode or (b) One-Shot Conversion Mode (single conversion). This mode selection is made by setting the \overline{O}/C bit in the Configuration Register. Refer to **Section 5.2** "**Configuration Register**" for more information.

5.1.1 CONTINUOUS CONVERSION MODE $(\overline{O}/C \text{ BIT} = 1)$

The device performs a Continuous Conversion if the \overline{O}/C bit is set to logic "high". Once the conversion is completed, \overline{RDY} bit is toggled to `0' and the result is placed at the output data register. The device immediately begins another conversion and overwrites the output data register with the most recent result. The device clears the data ready flag (\overline{RDY} bit = 0) when the conversion is completed. The device sets the ready flag bit (\overline{RDY} bit = 1), if the latest conversion result has been read by the Master.

- When writing configuration register:
 - Setting RDY bit in continuous mode does not affect anything
- When reading conversion data:
 - RDY bit = 0 means the latest conversion result is ready
 - RDY bit = 1 means the conversion result is not updated since the last reading. A new conversion is under processing and the RDY bit will be cleared when the new conversion result is ready

5.1.2 ONE-SHOT CONVERSION MODE (\overline{O}/C BIT = 0)

Once the One-Shot Conversion (single conversion) Mode is selected, the device performs only one conversion, updates the output data register, clears the data ready flag ($\overline{RDY} = 0$), and then enters a low power standby mode. A new One-Shot Conversion is started again when the device receives a new write command with $\overline{RDY} = 1$.

- When writing configuration register:
 - The RDY bit needs to be set to begin a new conversion in one-shot mode
- When reading conversion data:
 - RDY bit = 0 means the latest conversion result is ready
 - RDY bit = 1 means the conversion result is not updated since the last reading. A new conversion is under processing and the RDY bit will be cleared when the new conversion is done

This One-Shot Conversion Mode is recommended for low power operating applications. During the low current standby mode, the device consumes less than 1 μ A typical. For example, if the device converts only one time per second with 16 bit resolution, the total current draw is only about one fourth of the draws in continuous mode. In this example, the device consumes approximately 9.7 μ A (= ~145 μ A/15 SPS), if the device performs only one conversion per second (1 SPS) in 16-bit conversion mode with 3V power supply.

5.2 Configuration Register

The MCP3425 has an 8-bit wide configuration register to select for: PGA gain, conversion rate, and conversion mode. This register allows the user to change the operating condition of the device and check the status of the device operation. The user can rewrite the configuration byte any time during the device operation. Register 5-1 shows the configuration register bits.

R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	
RDY	C1	C0	O/C	S1	S0	G1	G0	
1 *	0 *	0 *	1 *	0 *	0 *	0 *	0 *	
bit 7							bit 0	
* Default Cor	nfiguration after F	Power-On Rese	et					
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	
bit 7 bit 6-5	with a new co <u>Reading RDV</u> 1 = Output re 0 = Output re <u>Writing RDY</u> Continuous C One-Shot Con 1 = Initiate a 0 = No effect C1-C0: Chan	data ready flag nversion. In On <u>Y bit with the r</u> egister has not egister has been <u>bit with the w</u> conversion mode nversion modes new conversion nel Selection B	e-Shot Conve ead comman been updated n updated wit rite comman e: No effect n.	d. th the latest cor	riting this bit to '	'1" initiates a ne		
bit 4	O/C: Convers 1 = Continuo continuo 0 = One-Sho	sion Mode Bit us Conversion usly. t Conversion N	Mode. Once lode. The de	this bit is sele vice performs a vrite/read co	cted, the devic a single conver	e performs da		
bit 3-2	00 = 240 01 = 60 S	le Rate Selection SPS (12 bits), SPS (14 bits), SPS (16 bits)	on Bit					
bit 1-0	G1-G0: PGA 00 = 1 V/ 01 = 2 V/ 10 = 4 V/ 11 = 8 V/	V, V,	Bits					

If the configuration byte is read repeatedly by clocking continuously after reading the data bytes (i.e., after the <u>4th byte in the 16-bit conversion mode</u>), the state of the RDY bit indicates whether the device is ready with new conversion result. When the Master finds the RDY bit is cleared, it can send a not-acknowledge (NAK) bit and a stop bit to exit the current read operation and send a new read command for the latest conversion data. Once the conversion data has been read, the ready bit toggles to `1' until the next new conversion data is ready. The conversion data in the output register is overwritten every time a new conversion is completed.

Figure 5-3 shows an example of reading the conversion data. The user can rewrite the configuration byte any time for a new setting.

Table 5-1 and Table 5-2 show the examples of the configuration bit operation.

TABLE 5-1:	WRITE CONFIGURATION BITS
------------	--------------------------

R/W	O/C	RDY	Operation
0	0	0	No effect if all other bits remain the same - operation continues with the previous settings
0	0	1	Initiate One-Shot Conversion
0	1	0	Initiate Continuous Conversion
0	1	1	Initiate Continuous Conversion

	TABLE 5-2:	READ CONFIGURATION	N BITS
--	------------	--------------------	---------------

R/W	0/C	RDY	Operation
1	0	0	New conversion result in One- Shot conversion mode has just been read. The RDY bit remains low until set by a new write command.
1	0	1	One-Shot Conversion is in prog- ress. The conversion result is not updated yet. The RDY bit stays high until the current conversion is completed.
1	1	0	New conversion result in Contin- uous Conversion mode has just been read. The RDY bit changes to high after reading the conver- sion data.
1	1	1	The conversion result in Continu- ous Conversion mode was already read. The next new con- version data is not ready. The RDY bit stays high until a new conversion is completed.

5.3 I²C Serial Communications

The device communicates with Master (microcontroller) through a serial I^2C (Inter-Integrated Circuit) interface and support standard (100 kbits/sec), fast (400 kbits/sec) and high-speed (3.4 Mbits/sec) modes.

Note:	The	High-Speed	mode	is	not
	recom	nmended for V _{DI}	_D less tha	n 2.7\	Ι.

The serial I^2C is a bidirectional 2-wire data bus communication protocol using open-drain SCL and SDA lines.

The device can only be addressed as a slave. Once addressed, it can receive configuration bits with a write command or transmit the latest conversion results with a read command. The serial clock pin (SCL) is an input only and the serial data pin (SDA) is bidirectional. The Master starts communication by sending a START bit and terminates the communication by sending a STOP bit. In read mode, the device releases the SDA line after receiving NAK and STOP bits.

An example of a hardware connection diagram is shown in Figure 6-1. More details of the I^2C bus characteristic is described in Section 5.6 " I^2C Bus Characteristics".

5.3.1 I²C DEVICE ADDRESSING

The first byte after the START bit is always the address byte of the device, which includes the device code (4 bits), address bits (3 bits), and R/W bit. The device code of the MCP3425 is **1101**, which is programmed at the factory. The device code is followed by three address bits (A2, A1, A0) which are also programmed at the factory. The three address bits allow up to eight MCP3425 devices on the same data bus line.

The (R/\overline{W}) bit determines if the Master device wants to read the conversion data or write to the Configuration register. If the (R/\overline{W}) bit is set (read mode), the device outputs the conversion data in the following clocks. If the (R/\overline{W}) bit is cleared (write mode), the device expects a configuration byte in the following clocks. When the device receives the correct address byte, it outputs an acknowledge bit after the R/\overline{W} bit.

Figure 5-1 shows the address byte. Figure 5-2 through Figure 5-3 show how to write the configuration register bits and read the conversion results.




FIGURE 5-1:

MCP3425 Address Byte.

5.3.2 WRITING A CONFIGURATION BYTE TO THE DEVICE

When the Master sends an address byte with the R/Wbit low (R/W = 0), the MCP3425 expects one configuration byte following the address. Any byte sent after this second byte will be ignored. The user can change the operating mode of the device by writing the configuration register bits.

If the device receives a write command with a new configuration setting, the device immediately begins a new conversion and updates the conversion data.




FIGURE 5-2: Timing Diagram For Writing To The MCP3425.

5.3.3 READING DATA FROM THE DEVICE

When the Master sends a read command (R/W = 1), the MCP3425 outputs the conversion data bytes and configuration byte. Each byte consists of 8 bits with one acknowledge (ACK) bit. The ACK bit after the address byte is issued by the MCP3425 and the ACK bits after each conversion data bytes are issued by the Master.

When the device receives a read command, it outputs two data bytes followed by a configuration register. In 16 bit-conversion mode, the MSB (= sign bit) of the first data byte is D15. In 14-bit conversion mode, the first two bits in the first data byte are repeated MSB bits and can be ignored, and the 3rd bit (D13) is the MSB (=sign bit) of the conversion data. In 12-bit conversion mode, the first four bits are repeated MSB bits and can be ignored. The 5th bit (D11) of the byte represents the MSB (= sign bit) of the conversion data. Table 5-3 summarizes the conversion data output of each conversion mode.

The configuration byte follows the output data bytes. The device repeatedly outputs the configuration byte only if the Master sends clocks repeatedly after the data bytes.

The device terminates the current outputs when it receives a Not-Acknowledge (NAK), a repeated start or a stop bit at any time during the output bit stream. It is not required to read the configuration byte. However, the Master may read the configuration byte to check the RDY bit condition. The Master may continuously send clock (SCL) to repeatedly read the configuration byte (to check the RDY bit status).

Figure 5-3 shows the timing diagrams of the reading.


Conversion Option	Digital Output Codes
16-bits	D15 ~ D8 (1st data byte) - D7 ~ D0 (2nd data byte) - Configuration byte. (Note 1)
14-bits	MMD13 ~ D8 (1st data byte) - D7 ~ D0 (2nd data byte) - Configuration byte. (Note 2)
12-bits	MMMMD11 ~ D8 (1st data byte) - D7 ~ D0 (2nd data byte) - Configuration byte. (Note 3)

TARI E 5-3-OUTPUT CODES OF EACH RESOLUTION OPTION

D15 is MSB (= sign bit).

2: D13 is MSB (= sign bit), M is repeated MSB of the data byte.

3: D11 is MSB (= sign bit), M is repeated MSB of the data byte.



5.4 **General Call**

The device acknowledges the general call address (0x00 in the first byte). The meaning of the general call address is always specified in the second byte. Refer to Figure 5-4. The device supports the following two general calls.

For more information on the general call, or other I²C modes, please refer to the Phillips I²C specification.

5.4.1 GENERAL CALL RESET

The general call reset occurs if the second byte is '00000110' (06h). At the acknowledgement of this byte, the device will abort current conversion and perform an internal reset similar to a Power-On-Reset (POR). All configuration and data register bits are reset to default values.

5.4.2 **GENERAL CALL CONVERSION**

The general call conversion occurs if the second byte is `00001000' (08h). All devices on the bus initiate a conversion simultaneously. When the device receives this command, the configuration will be set to the One-Shot Conversion mode and a single conversion will be performed. The PGA and data rate settings are unchanged with this general call.




FIGURE 5-4: Format.

General Call Address

5.5 High-Speed (HS) Mode

The I²C specification requires that a high-speed mode device must be 'activated' to operate in high-speed mode. This is done by sending a special address byte of "00001xxx" following the START bit. The "xxx" bits are unique to the High-Speed (HS) mode Master. This byte is referred to as the High-Speed (HS) Master Mode Code (HSMMC). The MCP3425 device does not acknowledge this byte. However, upon receiving this code, the device switches on its HS mode filters and communicates up to 3.4 MHz on SDA and SCL bus lines. The device will switch out of the HS mode on the next STOP condition.

For more information on the HS mode, or other I²C modes, please refer to the Phillips I^2C specification.

I²C Bus Characteristics 5.6

The I²C specification defines the following bus protocol:

- · Data transfer may be initiated only when the bus is not busy
- · During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition

Accordingly, the following bus conditions have been defined using Figure 5-5.

5.6.1 BUS NOT BUSY (A)

Both data and clock lines remain HIGH.

START DATA TRANSFER (B) 5.6.2

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

5.6.3 STOP DATA TRANSFER (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations can be ended with a STOP condition.

5.6.4 DATA VALID (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition.

5.6.5 ACKNOWLEDGE AND NON-ACKNOWLEDGE

The Master (microcontroller) and the slave (MCP3425) use an acknowledge pulse as a hand shake of communication for each byte. The ninth clock pulse of each byte is used for the acknowledgement. The clock pulse is always provided by the Master (microcontroller) and the acknowledgement is issued by the receiving device of the byte (Note: The transmitting device must release the SDA line during the acknowledge pulse.). The acknowledgement is achieved by pulling-down the SDA line "LOW" during the 9th clock pulse by the receiving device.

During reads, the Master (microcontroller) can terminate the current read operation by not providing an acknowledge bit (not Acknowledge (NAK)) on the last byte. In this case, the MCP3425 device releases the SDA line to allow the Master (microcontroller) to generate a STOP or repeated START condition.

The non-acknowledgement (NAK) is issued by providing the SDA line to "HIGH" during the 9th clock pulse.




FIGURE 5-5: Data Transfer Sequence on l^2C Serial Bus.

Electrical Specifications: Unlet $V_{SS} = 0V$, $V_{IN^+} = V_{IN^-} = V_{REF}/2$.		specified, all lin	nits are spe	cified for $T_A = -$	40 to +85°	$^{\circ}$ C, V _{DD} = +2.7V to +5.0V,
Parameters	Sym	Min	Тур	Max	Units	Conditions
Standard Mode (100 kHz)	•			•		
Clock frequency	f _{SCL}	_	_	100	kHz	
Clock high time	T _{HIGH}	4000	_		ns	
Clock low time	T _{LOW}	4700	_		ns	
SDA and SCL rise time	Τ _R	_	_	1000	ns	From V _{IL} to V _{IH} (Note 1)
SDA and SCL fall time	Τ _F	_	_	300	ns	From V _{IH} to V _{IL} (Note 1)
START condition hold time	T _{HD:STA}	4000			ns	
START (Repeated) condition setup time	T _{SU:STA}	4700	_	_	ns	
Data hold time	TT _{HD:DAT}	0	_	3450	ns	(Note 3)
Data input setup time	T _{SU:DAT}	250	_	—	ns	
STOP condition setup time	T _{SU:STO}	4000	_	—	ns	
Output valid from clock	T _{AA}	0	_	3750	ns	(Note 2, Note 3)
Bus free time	T _{BUF}	4700	_	—	ns	Time between START and STOP conditions.
Fast Mode (400 kHz)	•					·
Clock frequency	TT _{SCL}	_	_	400	kHz	
Clock high time	T _{HIGH}	600	_	—	ns	
Clock low time	T _{LOW}	1300	_		ns	
SDA and SCL rise time	Τ _R	20 + 0.1Cb		300	ns	From V _{IL} to V _{IH} (Note 1)
SDA and SCL fall time	T _F	20 + 0.1Cb	_	300	ns	From V _{IH} to V _{IL} (Note 1)
START condition hold time	T _{HD:STA}	600	_	—	ns	
START (Repeated) condition setup time	T _{SU:STA}	600	_	—	ns	
Data hold time	T _{HD:DAT}	0		900	ns	(Note 4)
Data input setup time	T _{SU:DAT}	100	_	—	ns	
STOP condition setup time	T _{SU:STO}	600		_	ns	
Output valid from clock	T _{AA}	0	_	1200	ns	(Note 2, Note 3)
Bus free time	T _{BUF}	1300		—	ns	Time between START and STOP conditions.

TABLE 5-4: I²C SERIAL TIMING SPECIFICATIONS

Note 1: This parameter is ensured by characterization and not 100% tested.

2: This specification is not a part of the I²C specification. This specification is equivalent to the Data Hold Time (T_{HD:DAT}) plus SDA Fall (or rise) time: $T_{AA} = T_{HD:DAT} + T_F$ (OR T_R).

3: If this parameter is too short, it can create an unintended Start or Stop condition to other devices on the bus line. If this parameter is too long, Clock Low time (T_{LOW}) can be affected.

4: For Data Input: This parameter must be longer than t_{SP}. If this parameter is too long, the Data Input Setup (T_{SU:DAT}) or Clock Low time (T_{LOW}) can be affected.

For Data Output: This parameter is characterized, and tested indirectly by testing T_{AA} parameter.

Electrical Specifications: Unlev $V_{SS} = 0V$, V_{IN} + = V_{IN} - = $V_{REF}/2$		pecified, all I	imits are spe	cified for $T_A =$	-40 to +85	°C, V_{DD} = +2.7V to +5.0V,
Parameters	Sym	Min	Тур	Мах	Units	Conditions
High Speed Mode (3.4 MHz)			•			
Clock frequency	f _{SCL}	_	_	3.4	MHz	C _b = 100 pF
		_	_	1.7	MHz	C _b = 400 pF
Clock high time	T _{HIGH}	60	—	—	ns	C_b = 100 pF, f _{SCL} = 3.4 MHz
		120	—	—	ns	C_b = 400 pF, f _{SCL} = 1.7 MHz
Clock low time	T _{LOW}	160	_	—	ns	C _b = 100 pF, f _{SCL} = 3.4 MHz
		320	—	—	ns	C_b = 400 pF, f _{SCL} = 1.7 MHz
SCL rise time (Note 1)	Τ _R	—	—	40	ns	From V _{IL} to V _{IH} , C _b = 100 pF, f _{SCL} = 3.4 MHz
		_	_	80	ns	From V_{IL} to V_{IH} , $C_b = 400 \text{ pF}$, $f_{SCL} = 1.7 \text{ MHz}$
SCL fall time (Note 1)	T _F	—	—	40	ns	From V _{IH} to V _{IL} , C _b = 100 pF, f_{SCL} = 3.4 MHz
		_	_	80	ns	From V _{IH} to V _{IL} , C _b = 400 pF, f _{SCL} = 1.7 MHz
SDA rise time (Note 1)	T _{R: DAT}	—	—	80	ns	From V _{IL} to V _{IH} , C _b = 100 pF, f _{SCL} = 3.4 MHz
		_	_	160	ns	From V _{IL} to V _{IH} , C _b = 400 pF, f _{SCL} = 1.7 MHz
SDA fall time (Note 1)	T _{F: DATA}	—	—	80	ns	From V _{IH} to V _{IL} , C _b = 100 pF, f _{SCL} = 3.4 MHz
		—	_	160	ns	From V _{IH} to V _{IL} , C _b = 400 pF, f_{SCL} = 1.7 MHz
Data hold time	T _{HD:DAT}	0	—	70	ns	$C_{b} = 100 \text{ pF}, f_{SCL} = 3.4 \text{ MHz}$
(Note 4)		0	—	150	ns	$C_{b} = 400 \text{ pF}, f_{SCL} = 1.7 \text{ MHz}$
Output valid from clock	T _{AA}		_	150	ns	C_{b} = 100 pF, f _{SCL} = 3.4 MHz
(Notes 2 and 3)		_	—	310	ns	$C_{b} = 400 \text{ pF}, f_{SCL} = 1.7 \text{ MHz}$
START condition hold time	T _{HD:STA}	160	—	—	ns	
START (Repeated) condition setup time	T _{SU:STA}	160	—	—	ns	
Data input setup time	T _{SU:DAT}	10	_	_	ns	

T_{SU:STO} Note 1: This parameter is ensured by characterization and not 100% tested.

160

This specification is not a part of the I²C specification. This specification is equivalent to the Data Hold Time (T_{HD:DAT}) 2: plus SDA Fall (or rise) time: $T_{AA} = T_{HD:DAT} + T_F$ (OR T_R).

ns

3: If this parameter is too short, it can create an unintended Start or Stop condition to other devices on the bus line. If this parameter is too long, Clock Low time (T $_{LOW}$) can be affected.

4: For Data Input: This parameter must be longer than t_{SP} . If this parameter is too long, the Data Input Setup ($T_{SU:DAT}$) or Clock Low time (T_{LOW}) can be affected.

For Data Output: This parameter is characterized, and tested indirectly by testing $T_{\mbox{\scriptsize AA}}$ parameter.

STOP condition setup time




FIGURE 5-6: I²C Bus Timing Data.

NOTES:

6.0 BASIC APPLICATION CONFIGURATIONS AND EXAMPLES

The MCP3425 can be used for various precision analog-to-digital converter applications. The device operates with very simple connections to the application circuit. The following sections discuss the examples of the device connections and applications.

6.1 Connecting to the Application Circuits

6.1.1 BYPASS CAPACITORS ON V_{DD} PIN

For an accurate measurement, the application circuit needs a clean supply voltage and must block any noise signal to the MCP3425 device. Figure 6-1 shows an example of using two bypass capacitors (a 10 μ F tantalum capacitor and a 0.1 μ F ceramic capacitor) on the V_{DD} line of the MCP3425. These capacitors are helpful to filter out any high frequency noises on the V_{DD} line and also provide the momentary bursts of extra currents when the device needs from the supply. These capacitors should be placed as close to the V_{DD} pin as possible (within one inch). If the application circuit has separate digital and analog power supplies, the V_{DD} and V_{SS} of the MCP3425 device should reside on the analog plane.

6.1.2 CONNECTING TO I²C BUS USING PULL-UP RESISTORS

The SCL and SDA pins of the MCP3425 are open-drain configurations. These pins require a pull-up resistor as shown in Figure 6-1. The value of these pull-up resistors depends on the operating speed and loading capacitance of the I²C bus line. Higher value of pull-up resistor consumes less power, but increases the signal transition time (higher RC time constant) on the bus. Therefore, it can limit the bus operating speed. The lower value of resistor, on the other hand, consumes higher power, but allows higher operating speed. If the bus line has higher capacitance due to long bus line or high number of devices connected to the bus, a smaller pull-up resistor is needed to compensate the long RC time constant. The pull-up resistor is typically chosen between 5 k Ω and 10 k Ω ranges for standard and fast modes.




FIGURE 6-1: Typical Connection Example.

The number of devices connected to the bus is limited only by the maximum bus capacitance of 400 pF. The bus loading capacitance affects on the bus operating speed. Figure 6-2 shows an example of multiple device connections.




FIGURE 6-2: Example of Multiple Device Connection on I²C Bus.