

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# MCP37211-200 MCP37D11-200

### 200 Msps, 12-Bit Low-Power ADC with 8-Channel MUX

#### **Features**

- · Sample Rates:
  - 200 Msps for single-channel mode
  - 200 Msps/number of channels used
- SNR with  $f_{IN}$  = 15 MHz and -1 dBFS:
  - 71.3 dBFS (typical) at 200 Msps
- SFDR with f<sub>IN</sub> = 15 MHz and -1 dBFS:
  - 90 dBc (typical) at 200 Msps
- · Power Dissipation with LVDS Digital I/O:
  - 468 mW at 200 Msps
- · Power Dissipation with CMOS Digital I/O:
  - 436 mW at 200 Msps, Output Clock = 100 MHz
- · Power Dissipation Excluding Digital I/O:
  - 387 mW at 200 Msps
- · Power-Saving Modes:
  - 144 mW during Standby
  - 28 mW during Shutdown
- · Supply Voltage:
  - Digital Section: 1.2V, 1.8V
  - Analog Section: 1.2V, 1.8V
- Selectable Full-Scale Input Range: up to 2.975 V<sub>P-P</sub>
- Input Channel Bandwidth: 500 MHz
- Channel-to-Channel Crosstalk in Multi-Channel Mode (Input = 15 MHz, -1 dBFS): >95 dB
- · Output Data Format:
  - Parallel CMOS, DDR LVDS
- · Optional Output Data Randomizer
- · Serial Peripheral Interface (SPI)

- Digital Signal Post-Processing (DSPP) Options:
  - Decimation filters for improved SNR
  - Fractional Delay Recovery (FDR) for timedelay corrections in multi-channel operations (dual-/octal-channel modes)
  - Noise-Shaping Requantizer (NSR)
  - Phase, Offset and Gain adjust of individual
  - Digital Down-Conversion (DDC) with I/Q or f<sub>S</sub>/8 output (MCP37D11-200)
  - Continuous wave beamforming for octalchannel mode (MCP37D11-200)
- · Built-In ADC Linearity Calibration Algorithms:
- Harmonic Distortion Correction (HDC)
- DAC Noise Cancellation (DNC)
- Dynamic Element Matching (DEM)
- Flash Error Calibration
- AutoSync Mode to Synchronize Multiple Devices to the Same Clock
- · Package Options:
  - VTLA-124 (9 mm x 9 mm x 0.9 mm)
  - TFBGA-121 (8 mm x 8 mm x 1.08 mm)
- No External Reference Decoupling Capacitor Required for TFBGA Package
- Industrial Temperature Range: -40°C to +85°C


#### **Typical Applications**

- · Communication Instruments
- · Microwave Digital Radio
- · Cellular Base Stations
- Radar
- · Ultrasound and Sonar Imaging
- · Scanners and Low-Power Portable Instruments

### MCP372XX/MCP37DXX Family Comparison (1):

Part Number	Sample Rate	Resolution	Digital Decimation <sup>(2)</sup>	Digital Down-Conversion <sup>(3)</sup>	CW Beamforming <sup>(4)</sup>	Noise-Shaping Requantizer <sup>(2)</sup>
MCP37231-200	200 Msps	16	Yes	No	No	No
MCP37221-200	200 Msps	14	Yes	No	No	No
MCP37211-200	200 Msps	12	Yes	No	No	Yes
MCP37D31-200	200 Msps	16	Yes	Yes	Yes	No
MCP37D21-200	200 Msps	14	Yes	Yes	Yes	No
MCP37D11-200	200 Msps	12	Yes	Yes	Yes	Yes

- Note 1: Devices in the same package type are pin-to-pin compatible.
  - **2:** Available in single- and dual-channel mode.
  - 3: Available in single- and dual-channel mode, and octal-channel mode when CW beamforming is enabled.
  - 4: Available in octal-channel mode.



#### **Description**

The MCP37211-200 is Microchip's baseline 12-bit 200 Msps pipelined ADC, featuring built-in high-order digital decimation filters, noise-shaping requantizer, gain and offset adjustment per channel and fractional delay recovery.

The MCP37D11-200 device features digital down-conversion and CW beamforming capability, in addition to the features offered by the MCP37211-200.

All devices feature harmonic distortion correction and DAC noise cancellation that enable high-performance specifications with SNR of 71.3 dBFS (typical) and SFDR of 90 dBc (typical).

These A/D converters exhibit industry-leading low-power performance with only 468 mW operation while using the LVDS interface at 200 Msps. This superior low-power operation coupled with high dynamic performance makes these devices ideal for various high-performance, high-speed data acquisition systems, including communications equipment, radar and portable instrumentation.

In single or dual-channel mode, the Noise-Shaping Requantizer (NSR) feature can allow the ADC to improve SNR beyond a conventional 11- or 12-bit ADC. The NSR reshapes the quantization noise, such that most of the noise power is pushed outside the frequency of interest. As a result, SNR is improved significantly within a selected frequency band of interest while SFDR is not affected.

The digital down-conversion option in the MCP37D10-200 can be utilized with the decimation and quadrature output (I and Q data) option, and offers great flexibility in various digital communication system designs, including cellular base-stations and narrow-band communication systems.

The output decimation filter option improves SNR performance up to 73.7 dBFS. The digital down-conversion option, in conjunction with the decimation and quadrature output options, offers great flexibility in digital communication system design, including cellular base-stations and narrow-band communications.

These devices can have up to eight differential input channels through an input MUX. The sampling rate is up to 200 Msps when a single channel is used, or 25 Msps per channel when all eight input channels are used.


In dual or octal-channel mode, the Fractional Delay Recovery (FDR) feature digitally corrects the difference in sampling instance between different channels, so that all inputs appear to have been sampled at the same time.

AutoSync mode offers a great design flexibility when multiple devices are used in applications. It allows multiple devices to sample input synchronously at the same clock. The differential full-scale analog input range is programmable up to 2.975  $V_{P-P}$ . The ADC output data can be coded in two's complement or offset binary representation, with or without the data randomizer option. The output data is available as full-rate CMOS or Double-Data-Rate (DDR) LVDS.


These devices also include various features designed to maximize flexibility in the user's applications and minimize system cost, such as a programmable PLL clock, output data rate control and phase alignment and programmable digital pattern generation. The device's operational modes and feature sets are configured by setting up the user-programmable registers.

The device is available in Pb-free VTLA-124 and TFBGA-121 packages. The device operates over the commercial temperature range of -40°C to +85°C.

#### **Package Types**




(a) VTLA-124 Package.



(b) TFBGA-121 Package.

		171010		
NOTES:				

# 1.0 PACKAGE PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



**FIGURE 1-1:** VTLA-124 Package. See Table 1-1 for the pin descriptions. Decoupling capacitors for reference pins and  $V_{BG}$  are embedded in the package. Leave TP pins floating always.

TABLE 1-1: PIN FUNCTION TABLE FOR VTLA-124


Pin No.	Name	I/O Type	Description
Power Supply Pin	s		
A2, A22, A65, B1, B52	AV <sub>DD18</sub>	Supply	Supply voltage input (1.8V) for analog section
A12, A56, A60, A63, B10, B11, B12, B13, B15, B16, B45, B49, B53	AV <sub>DD12</sub>		Supply voltage input (1.2V) for analog section
A25, A30, B39	DV <sub>DD12</sub>		Supply voltage input (1.2V) for digital section
A41, B24, B27, B31, B36, B43	DV <sub>DD18</sub>		Supply voltage input (1.8V) for digital section and all digital I/O
EP	GND		Exposed pad: Common ground pin for digital and analog sections
<b>ADC Analog Input</b>	Pins		
A3	A <sub>IN6+</sub>	Analog	Channel 6 differential analog input (+)
B2	A <sub>IN6-</sub>	Input	Channel 6 differential analog input (-)
A4	A <sub>IN2+</sub>		Channel 2 differential analog input (+)
В3	A <sub>IN2-</sub>		Channel 2 differential analog input (-)
A5	A <sub>IN4+</sub>		Channel 4 differential analog input (+)
B4	A <sub>IN4-</sub>		Channel 4 differential analog input (-)
A6	A <sub>IN0+</sub>		Channel 0 differential analog input (+)
B5	A <sub>IN0-</sub>		Channel 0 differential analog input (-)
B6	A <sub>IN1+</sub>	1	Channel 1 differential analog input (+)
A8	A <sub>IN1-</sub>	1	Channel 1 differential analog input (-)
В7	A <sub>IN7+</sub>	1	Channel 7 differential analog input (+)
A9	A <sub>IN7-</sub>		Channel 7 differential analog input (-)
B8	A <sub>IN3+</sub>	1	Channel 3 differential analog input (+)
A10	A <sub>IN3-</sub>		Channel 3 differential analog input (-)
В9	A <sub>IN5+</sub>		Channel 5 differential analog input (+)
A11	A <sub>IN5-</sub>		Channel 5 differential analog input (-)
A21	CLK+	1	Differential clock input (+)
B17	CLK-		Differential clock input (-)
Reference Pins <sup>(1)</sup>		•	
A57, B46	REF1+	Analog	Differential reference 1 (+) voltage
A58, B47	REF1-	Output	Differential reference 1 (-) voltage
A61, B50	REF0+	1	Differential reference 0 (+) voltage
A62, B51	REF0-	1	Differential reference 0 (-) voltage
SENSE, Bandgap	and Commo	n-Mode Volta	ge Pins
B48	SENSE	Analog Input	Analog input full-scale range selection. See Table 4-2 for SENSE voltage settings.
A59	$V_{BG}$	Analog Output	Internal bandgap output voltage Connect a decoupling capacitor (2.2 µF)
A7	$V_{CMIN}$	Analog Input	Common-mode voltage input for auto-calibration Connect V <sub>CM</sub> voltage <sup>(2)</sup>
A55	$V_{CM}$		Common-mode output voltage (900 mV) for analog input signal Connect a decoupling capacitor (0.1 µF) <sup>(3)</sup>

TABLE 1-1: PIN FUNCTION TABLE FOR VTLA-124 (CONTINUED)

IABLE 1-1: PIN FUNCTION TABLE FOR VILA-124 (CONTINUED)								
Pin No.	Name	I/O Type	Description					
Digital I/O Pins								
B18	ADR0	Digital Input	SPI address selection pin (A0 bit). Tie to GND or DV <sub>DD18</sub> . <sup>(4)</sup>					
A23	SLAVE		Slave or Master selection pin in AutoSync (11) If not used, tie to GND.					
B19	SYNC	Digital Input/ Output	Digital synchronization pin for AutoSync (11) If not used, leave it floating.					
B21	RESET	Digital Input	Reset control input: <b>High:</b> Normal operating mode <b>Low:</b> Reset mode <sup>(5)</sup>					
A26	CAL	Digital Output	Calibration status flag digital output: <b>High:</b> Calibration is complete <b>Low:</b> Calibration is not complete <sup>(5)</sup>					
B22	DCLK+		LVDS: Differential digital clock output (+) CMOS: Digital clock output <sup>(7)</sup>					
A27	DCLK-		LVDS: Differential digital clock output (-) CMOS: Unused (leave floating)					
ADC Output Pins	8)							
B30	Q0/Q0-	Digital	Digital data output: CMOS = Q0, DDR LVDS = Q0-					
A38	Q1/Q0+	Output	Digital data output: CMOS = Q1, DDR LVDS = Q0+					
A39	Q2/Q1-		Digital data output: CMOS = Q2, DDR LVDS = Q1-					
B32	Q3/Q1+		Digital data output: CMOS = Q3, DDR LVDS = Q1+					
A40	Q4/Q2-		Digital data output: CMOS = Q4, DDR LVDS = Q2-					
B33	Q5/Q2+		Digital data output: CMOS = Q5, DDR LVDS = Q2+					
B34	Q6/Q3-		Digital data output: CMOS = Q6, DDR LVDS = Q3-					
A42	Q7/Q3+		Digital data output: CMOS = Q7, DDR LVDS = Q3+					
B35	Q8/Q4-		Digital data output: CMOS = Q8, DDR LVDS = Q4-					
A43	Q9/Q4+		Digital data output: CMOS = Q9, DDR LVDS = Q4+					
A44	Q10/Q5-		Digital data output: CMOS = Q10, DDR LVDS = Q5-					
B37	Q11/Q5+		Digital data output: CMOS = Q11, DDR LVDS = Q5+					
B38	WCK/OVR+ (OVR)		WCK: Word clock sync digital output OVR: Input over-range indication digital output(10)					
A45	WCK/OVR- (WCK)							
SPI Interface Pins								
A53	SDIO	Digital Input/ Output	SPI data input/output					
A54	SCLK	Digital	SPI serial clock input					
B44	CS	Input	SPI Chip Select input					
Not Connected Pi	ns							
A1, A13 - A20, A32 - A37, A46 - A52, A66 - A68, B14, B28, B29, B40, B41, B42, B55, B56	NC		These pins can be tied to ground or left floating.					
Pins that need to	be grounded							
A24, A64, B20, B54	GND		These pins are not supply pins, but need to be tied to ground.					
<b>Output Test Pins</b>								
A28, A29, A31, B23, B25, B26	TP	Digital Output	Output test pins. Do not use. Always Leave these pins floating. (9)					

#### Notes:

- These pins are for the internal reference voltage outputs. They should not be driven. External decoupling circuits
  are required. See Section 4.5.3, "Decoupling Circuits for Internal Voltage Reference and Bandgap Output"
  for details.
- V<sub>CMIN</sub> is used for Auto-Calibration only. V<sub>CMIN</sub>+ and V<sub>CMIN</sub>- should be tied together always. There should be no voltage difference between the two pins. Typically both V<sub>CMIN</sub>+ and V<sub>CMIN</sub>- are tied to the V<sub>CM</sub> output pin together, but they can be tied to another common-mode voltage if external V<sub>CM</sub> is used. This pin has High Z input in Shutdown, Standby and Reset modes.
- 3. When the  $V_{CM}$  output is used for the common-mode voltage of analog inputs (i.e. by connecting to the centertap of a balun), the  $V_{CM}$  pin should be decoupled with a 0.1  $\mu$ F capacitor, and should be directly tied to the  $V_{CMIN}$ + and  $V_{CMIN}$  pins.
- 4. ADR1 (for A1 bit) is internally bonded to GND ('0'). If ADR0 is dynamically controlled, ADR0 must be held constant while CS is "Low".
- 5. The device is in Reset mode while this pin stays "Low". On the rising edge of RESET, the device exits Reset mode, initializes all internal user registers to default values, and begins power-up calibration.
- 6. CAL pin stays "Low" at power-up until the first power-up calibration is completed. When the first calibration has completed, this pin has "High" output. It stays "High" until the internal calibration is restarted by hardware or a soft reset command. In Reset mode, this pin is "Low". In Standby and Shutdown modes, this pin will maintain the prior condition.
- 7. The phase of DCLK relative to the data output bits may be adjusted depending on the operating mode. This is controlled differently depending on the configuration of the digital signal post-processing, PLL and/or DLL. Also see Addresses 0x52, 0x64 and 0x6D (Registers 5-7, 5-22 and 5-28) for more details.
- 8. **DDR LVDS:** Two data bits are multiplexed onto each differential output pair. The output pins shown here are for the "Even bit first", which is the default setting of OUTPUT\_MODE<1:0> in Address 0x62 (Register 5-20). The even data bits (Q0, Q2, Q4, Q6, Q8, Q10) appear when DCLK+ is "High". The odd data bits (Q1, Q3, Q5, Q7, Q9, Q11) appear when DCLK+ is "Low". See Addresses 0x65 (Register 5-23) and 0x68 (Register 5-26) for output polarity control. See Figure 2-2 for LVDS output timing diagram.
- Do not tie to ground or supply.
- 10. CMOS output mode: WCK/OVR- is WCK and WCK/OVR+ is OVR.
  - DDR LVDS output mode: The rising edge of DCLK+ is WCK and the falling edge is OVR.
  - **OVR:** OVR will be held "High" when analog input overrange is detected. Digital signal post-processing will cause OVR to assert early relative to the output data. See Figure 2-2 for LVDS timing of these bits.
  - **WCK:** WCK is normally "Low". WCK is "High" while data from the first channel is sent out. In single-channel mode, WCK stays "High" except when in I/Q output mode. See **Section 4.12.4** "**Word Clock (WCK)**" for further WCK description.
- 11. (a) SLAVE = "High": The device is selected as slave and the SYNC pin becomes input pin.
  - (b) SLAVE = "Low": The device is selected as master and the SYNC pin becomes output pin. In SLAVE/SYNC operation, master and slave devices are synchronized to the same clock.



**FIGURE 1-2:** TFBGA-121 Package. See Table 1-2 for the pin descriptions. Decoupling capacitors for reference pins and  $V_{BG}$  are embedded in the package. Leave TP pins floating always.

TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121

Ball No.	Name	I/O Type	Description
A1	SDIO	Digital Input/ Output	SPI data input/output
A2	V <sub>CM</sub>	Analog Output	Common-mode output voltage (900 mV) for analog input signal Connect a decoupling capacitor (0.1 µF) <sup>(1)</sup>
A3	REF1+		Differential reference voltage 1 (+/-). Decoupling capacitors are embedded in
A4	REF1-		the TFBGA package. Leave these pins floating.
A5	V <sub>BG</sub>		Internal bandgap output voltage A decoupling capacitor (2.2 $\mu$ F) is embedded in the TFBGA package. Leave this pin floating.
A6	REF0+		Differential reference 0 (+/-) voltage. Decoupling capacitors are embedded in
A7	REF0-		the TFBGA package. Leave these pins floating.
A8	GND	Supply	Common ground for analog and digital sections
A9 A10	A <sub>IN4-</sub>	Analog Input	Channel 4 differential analog input (-)
A11	A <sub>IN2+</sub>	-	Channel 2 differential analog input (+)
B1	SCLK	Digital Input	SPI serial clock input
B2	CS		SPI Chip Select input
B3	GND	Supply	Common ground for analog and digital sections
B4	- 0.12	- Capp.y	grand of an area and arguan occurred
B5	SENSE	Analog Input	Analog input range selection. See Table 4-2 for SENSE voltage settings.
B6	AV <sub>DD12</sub>	Supply	Supply voltage input (1.2V) for analog section
B7	۸۱/		Cumber selfage input (4.0) () for analysis action
B8 B9	AV <sub>DD18</sub>		Supply voltage input (1.8V) for analog section
B10	A <sub>IN4+</sub>		Channel 4 differential analog input (+)
B11	A <sub>IN2-</sub>	Analog Input	Channel 2 differential analog input (-)
C1	WCK/OVR- (WCK)	Digital Output	WCK: Word clock sync digital output  OVR: Input overrange indication digital output <sup>(2)</sup>
C2	WCK/OVR+ (OVR)	Julian	Containing material alguar carpat
C3	GND	Supply	Common ground for analog and digital sections
C4	1		
C5	AV <sub>DD12</sub>		Supply voltage input (1.2V) for analog section
C6			
C7			
C8	GND		Common ground pin for analog and digital sections
C9	1		
C10	A <sub>IN6-</sub>	Analog Input	Channel 6 differential analog input (-)
C11	A <sub>IN0+</sub>	Analog Input	Channel 0 differential analog input (+)
D1	Q10/Q5-	Digital Output	Digital data output <sup>(3)</sup> CMOS = Q10 DDR LVDS = Q5-
D2	Q11/Q5+	1	Digital data output <sup>(3)</sup>
			CMOS = Q11 DDR LVDS = Q5+
D3	GND	Supply	Common ground for analog and digital sections
D4	1		

TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121 (CONTINUED)

Ball No.	Name	I/O Type	Description				
D5	AV <sub>DD12</sub>	Supply	Supply voltage input (1.2V) for analog section				
D6							
D7							
D8	GND		Common ground for analog and digital sections				
D9							
D10	A <sub>IN6+</sub>	A	Channel 6 differential analog input (+)				
D11	A <sub>IN0-</sub>	Analog Input	Channel 0 differential analog input (-)				
E1	Q8/Q4-	Digital	Digital data output <sup>(3)</sup>				
		Output	CMOS = Q8				
			DDR LVDS = Q4-				
E2	Q9/Q4+		Digital data output <sup>(3)</sup>				
			CMOS = Q9 DDR LVDS = Q4+				
E3	GND	Supply	Common ground for analog and digital sections				
E4	OND	Сарріу	ground for analog and alguar obstrains				
E5	AV <sub>DD12</sub>		Supply voltage input (1.2V) for analog section				
E6	0012						
E7							
E8	GND		Common ground for analog and digital sections				
E9							
E10	A <sub>IN5+</sub>		Channel 5 differential analog input (+)				
E11	A <sub>IN1+</sub>	Analog Input	Channel 1 differential analog input (+)				
F1	Q6/Q3-	Digital	Digital data output <sup>(3)</sup>				
		Output	CMOS = Q6				
			DDR LVDS = Q3-				
F2	Q7/Q3+		Digital data output <sup>(3)</sup> CMOS = Q7				
			DDR LVDS = Q3+				
F3	DV <sub>DD18</sub>	Supply	Supply voltage input (1.8V) for digital section.				
F4	2 1 00 10	очьь.	All digital input pins are driven by the same DV <sub>DD18</sub> potential.				
F5	AV <sub>DD12</sub>	1	Supply voltage input (1.2V) for analog section				
F6							
F7							
F8	GND	1	Common ground for analog and digital sections				
F9							
F10	A <sub>IN5-</sub>	Analog Input	Channel 5 differential analog input (-)				
F11	A <sub>IN1-</sub>	- Analog Input	Channel 1 differential analog input (-)				
G1	Q4/Q2-	Digital	Digital data output <sup>(3)</sup>				
		Output	CMOS = Q4 DDR LVDS = Q2-				
G2	Q5/Q2+	1	Digital data output <sup>(3)</sup>				
			CMOS = Q5				
			DDR LVDS = Q2+				
G3	DV <sub>DD18</sub>	Supply	Supply voltage input (1.8V) for digital section				
G4	01:15	4	All digital input pins are driven by the same DV <sub>DD18</sub> potential				
G5	GND		Common ground for analog and digital sections				
G6							

TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121 (CONTINUED)

TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121 (CONTINUED)						
Ball No.	Name	I/O Type	Description			
G7	AV <sub>DD12</sub>	Supply	Supply voltage input (1.2V) for analog section			
G8						
G9	GND		Common ground for analog and digital sections			
G10	A <sub>IN7-</sub>	Analog Input	Channel 7 differential analog input (-)			
G11	A <sub>IN3+</sub>	- / maiog mpac	Channel 3 differential analog input (+)			
H1	Q2/Q1-	Digital Output	Digital data output <sup>(3)</sup> CMOS = Q2 DDR LVDS = Q1-			
H2	Q3/Q1+		Digital data output <sup>(3)</sup> CMOS = Q3 DDR LVDS = Q1+			
Н3	$DV_{DD12}$	Supply	Supply voltage input (1.2V) for digital section			
H4						
H5	GND		Common ground for analog and digital sections			
H6 H7						
H8						
H9						
H10	A <sub>IN7+</sub>		Channel 7 differential analog input (+)			
H11	A <sub>IN3-</sub>	Analog Input	Channel 3 differential analog input (-)			
J1	Q0/Q0-	Digital	Digital data output <sup>(3)</sup>			
	QUIQU	Output	CMOS = Q0 DDR LVDS = Q0-			
J2	Q1/Q0+		Digital data output <sup>(3)</sup> CMOS = Q1 DDR LVDS = Q0+			
J3	DV <sub>DD12</sub>	Supply	DC supply voltage input pin for digital section (1.2V)			
J4						
J5	GND		Common ground for analog and digital sections			
J6						
J7						
J8						
J9 J10	V <sub>CMIN+</sub>	Analog Input	Common-mode voltage input for auto-calibration <sup>(4)</sup>			
	V <sub>CMIN</sub> -		These two pins should be tied together and connected to V <sub>CM</sub> voltage.			
J11		Dicital	Output test pints. Leave these pine fleating always (8)			
K1	TP	Digital Output	Output test pints. Leave these pins floating always <sup>(8)</sup>			
K2 K3		Catput				
K4	DCLK-	+	LVDS: Differential digital clock output (-)			
111	DOLK		CMOS: Not used (leave floating)			
K5	CAL	Digital Output	Calibration status flag digital output <sup>(5)</sup> <b>High:</b> Calibration is complete <b>Low:</b> Calibration is not complete			
K6	GND	Supply	Common ground pin for analog and digital sections			
K7	SLAVE	Digital Input	Slave or Master selection pin in AutoSync <sup>(10)</sup> . If not used, tie to GND.			
1/2	4 D D O	<u> </u>	SPI address selection pin (A0 bit). Tie to GND or DVDD18 <sup>(6)</sup>			
K8	ADR0		3F1 address selection pin (Ab bit). He to GND of DVDD 16.7			

TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121 (CONTINUED)

Ball No.	Name	I/O Type	Description
K10	GND	Supply	Common ground for analog and digital sections
K11			
L1	TP	Digital	Output test pints. Leave these pins floating always <sup>(8)</sup>
L2		Output	
L3			
L4	DCLK-		LVDS: Differential digital clock output (+)
			CMOS: Digital clock output <sup>(7)</sup>
L5	RESET	Digital Input	
			High: Normal operating mode
			Low: Reset mode <sup>(9)</sup>
L6	SYNC	Digital Input/	Digital synchronization pin for AutoSync. (10)
		Output	If not used, leave it floating.
L7	GND	Supply	Common ground for analog and digital sections
L8	CLK+	Analog Input	Differential clock input (+)
L9	CLK-		Differential clock input (-)
L10	GND	Supply	Common ground for analog and digital sections
L11	AV <sub>DD18</sub>	Analog Input	Supply voltage input (1.8V) for analog section

#### Notes:

- When the V<sub>CM</sub> output is used for the common-mode voltage of analog inputs (i.e. by connecting to the center-tap of a balun), the V<sub>CM</sub> pin should be decoupled with a 0.1 μF capacitor, and should be directly tied to the V<sub>CMIN</sub>+ and V<sub>CMIN</sub>-pins.
- 2. CMOS output mode: WCK/OVR- is WCK and WCK/OVR+ is OVR.
  - DDR LVDS output mode: The rising edge of DCLK+ is WCK and the falling edge is OVR.
  - **OVR:** OVR will be held "High" when analog input overrange is detected. Digital signal post-processing will cause OVR to assert early relative to the output data. See Figure 2-2 for LVDS timing of these bits.
  - **WCK:** WCK is normally "Low". WCK is "High" while data from the first channel is sent out. In single-channel mode, WCK stays "High" except when in I/Q output mode. See **Section 4.12.4** "**Word Clock (WCK)**" for further WCK description.
- 3. **DDR LVDS:** Two data bits are multiplexed onto each differential output pair. The output pins shown here are for the "Even bit first", which is the default setting of OUTPUT\_MODE<1:0> in Address 0x62 (Register 5-20). The even data bits (Q0, Q2, Q4, Q6, Q8, Q10) appear when DCLK+ is "High". The odd data bits (Q1, Q3, Q5, Q7, Q9, Q11) appear when DCLK+ is "Low". See Addresses 0x65 (Register 5-23) and 0x68 (Register 5-26) for output polarity control. See Figure 2-2 for LVDS output timing diagram.
- 4. V<sub>CMIN</sub> is used for Auto-Calibration only. V<sub>CMIN</sub>+ and V<sub>CMIN</sub>- should be tied together always. There should be no voltage difference between the two pins. Typically both V<sub>CMIN</sub>+ and V<sub>CMIN</sub>- are tied to the V<sub>CM</sub> output pin together, but they can be tied to another common-mode voltage if external V<sub>CM</sub> is used. This pin has High Z input in Shutdown, Standby and Reset modes.
- 5. CAL pin stays "Low" at power-up until the first power-up calibration is completed. When the first calibration has completed, this pin has "High" output. It stays "High" until the internal calibration is restarted by hardware or a soft reset command. In Reset mode, this pin is "Low". In Standby and Shutdown modes, this pin will maintain the prior condition.
- 6. If the SPI address is dynamically controlled, the Address pin must be held constant while  $\overline{\text{CS}}$  is "Low".
- 7. The phase of DCLK relative to the data output bits may be adjusted depending on the operating mode. This is controlled differently depending on the configuration of the digital signal post-processing, PLL and/or DLL. Also see Addresses 0x52, 0x64 and 0x6D (Registers 5-7, 5-22 and 5-28) for more details.
- 8. Do not tie to ground or supply.
- The device is in Reset mode while this pin stays "Low". On the rising edge of RESET, the device exits Reset mode, initializes all internal user registers to default values, and begins power-up calibration.
- 10. a) SLAVE = "High": The device is selected as slave and the SYNC pin becomes input pin.(b) SLAVE = "Low": The device is selected as master and the SYNC pin becomes output pin. In SLAVE/SYNC operation, master and slave devices are synchronized to the same clock.

NOTES:			

#### 2.0 ELECTRICAL SPECIFICATIONS

#### 2.1 Absolute Maximum Ratings†

Analog and digital supply voltage (AV <sub>DD12</sub> , DV <sub>DD12</sub> )	0.3V to 1.32V
Analog and digital supply voltage (AV <sub>DD18</sub> , DV <sub>DD18</sub> )	-0.3V to 1.98V
All inputs and outputs with respect to GND	0.3V to AV <sub>DD18</sub> + 0.3V
Differential input voltage	AV <sub>DD18</sub> - GND
Current at input pins	±2 mA
Current at output and supply pins	±250 mA
Storage temperature	65°C to +150°C
Ambient temperature with power applied (T <sub>A</sub> )	55°C to +125°C
Maximum junction temperature (T <sub>J</sub> )	+150°C
ESD protection on all pins	2 kV HBM
Solder reflow profile	See Microchip Application Note AN233 (DS00233)

**Notice†**: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### 2.2 Electrical Specifications

#### TABLE 2-1: ELECTRICAL CHARACTERISTICS

**Electrical Specifications:** Unless otherwise specified, all parameters apply for  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $AV_{DD18} = DV_{DD18} = 1.8V$ ,  $AV_{DD12} = DV_{DD12} = 1.2V$ , GND = 0V,  $SENSE = AV_{DD12}$ , Single-channel mode, Differential Analog Input  $(A_{IN}) = Sine$  wave with amplitude of -1 dBFS,  $f_{IN} = 70$  MHz, Clock Input = 200 MHz,  $f_S = 200$  Msps (ADC Core), PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF,  $LVDS = 100\Omega$  termination, LVDS driver current setting = 3.5 mA,  $+25^{\circ}\text{C}$  is applied for typical value.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Power Supply Requireme	ents						
Analog Supply Voltage	AV <sub>DD18</sub>	1.71	1.8	1.89	V		
	AV <sub>DD12</sub>	1.14	1.2	1.26	V		
Digital Supply Voltage	DV <sub>DD18</sub>	1.71	1.8	1.89	V	Note 1	
	DV <sub>DD12</sub>	1.14	1.2	1.26	V		
<b>Analog Supply Current</b>							
Analog Supply Current	I <sub>DD_A18</sub>		27	46	mA	at AV <sub>DD18</sub> pin	
During Conversion	I <sub>DD_A12</sub>	_	185	252	mA	at AV <sub>DD12</sub> pin	
Digital Supply Current							
Digital Supply Current During Conversion	I <sub>DD_D12</sub>		97	226	mA	at DV <sub>DD12</sub> pin	
Digital I/O Current in CMOS Output Mode	I <sub>DD_D18</sub>		27	_	mA	at DV <sub>DD18</sub> pin DCLK = 100 MHz	
Digital I/O Current in	I <sub>DD_D18</sub>	N	leasured at I	DV <sub>DD18</sub> Pin			
LVDS Mode	_		45	66	mA	3.5 mA mode	
		_	33	_	mA	1.8 mA mode	
			57			5.4 mA mode	
Supply Current during Po	ower-Saving M	odes					
During Standby Mode	I <sub>STANDBY_AN</sub>	_	84	_	mA	Address $0x00<4:3>=1,1(2)$	
	I <sub>STANDBY_DIG</sub>	_	36	_			
During Shutdown Mode	I <sub>DD_SHDN</sub>	_	23	_	mA	Address $0x00<7,0> = 1, 1(3)$	

#### TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise specified, all parameters apply for  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $AV_{DD18} = DV_{DD18} = 1.8V$ ,  $AV_{DD12} = DV_{DD12} = 1.2V$ , GND = 0V,  $SENSE = AV_{DD12}$ , Single-channel mode, Differential Analog Input  $(A_{IN}) = Sine$  wave with amplitude of -1 dBFS,  $f_{IN} = 70$  MHz, Clock Input = 200 MHz,  $f_S = 200$  Msps (ADC Core), PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF,  $LVDS = 100\Omega$  termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
PLL Circuit										
PLL Circuit Current	I <sub>DD_PLL</sub>	_	17	_	mA	PLL enabled. Included in analog supply current specification.				
Total Power Dissipation <sup>(4)</sup>										
Power Dissipation During Conversion, Excluding Digital I/O	P <sub>DISS_ADC</sub>	_	387	1	mW					
Total Power Dissipation During Conversion with CMOS Output Mode	P <sub>DISS_CMOS</sub>	_	436	l	mW	f <sub>S</sub> = 200 Msps, DCLK = 100 MHz				
Total Power Dissipation	P <sub>DISS_LVDS</sub>		468	_	mW	3.5 mA mode				
During Conversion with	_	_	446	_		1.8 mA mode				
LVDS Output Mode			490			5.4 mA mode				
During Standby Mode	P <sub>DISS_STANDBY</sub>	_	144	_	mW	Address 0x00<4:3> = 1,1(2)				
During Shutdown Mode	P <sub>DISS_SHDN</sub>	_	27.6	_	mW	Address $0x00<7,0> = 1,1(3)$				
Power-on Reset (POR) Vo	ltage									
Threshold Voltage	Vpor	_	800	_	mV	Applicable to AV <sub>DD12</sub> only				
Hysteresis	VPOR_HYST	_	40	_	mV	(POR tracks AV <sub>DD12</sub> )				
SENSE Input <sup>(5,7)</sup>			*		*					
SENSE Input Voltage	V <sub>SENSE</sub>	GND	_	AV <sub>DD12</sub>	V	V <sub>SENSE</sub> selects reference				
SENSE Pin Input Resistance	R <sub>IN_SENSE</sub>	_	500	_	Ω	To virtual ground at 0.55V. 400 mV < V <sub>SENSE</sub> < 800 mV				
Current Sink into SENSE	I <sub>SENSE</sub>	_	4.5	_	μA	SENSE = 1.2V				
Pin			636			SENSE = 0.8V				
			-2			SENSE = 0V				
Reference and Common-	Mode Voltages									
Internal Reference Voltage	$V_{REF}$	_	0.74	ı	V	V <sub>SENSE</sub> = GND				
(Selected by V <sub>SENSE</sub> )		_	1.49	_		$V_{SENSE} = AV_{DD12}$				
		_	1.86 x V <sub>SENSE</sub>	_		400 mV < V <sub>SENSE</sub> < 800 mV				
Common-Mode Voltage Output	V <sub>CM</sub>	_	0.9	_	V	Available at V <sub>CM</sub> pin				
Reference Voltage	VREF1	_	0.4	_	V	V <sub>SENSE</sub> = GND				
Output <sup>(7,8)</sup>		_	0.8	_		V <sub>SENSE</sub> = AV <sub>DD12</sub>				
		_	0.4 - 0.8	_		400 mV < V <sub>SENSE</sub> < 800 mV				
	VREF0	_	0.7	_	V	V <sub>SENSE</sub> = GND				
		_	1.4	_		$V_{SENSE} = AV_{DD12}$				
		_	0.7 - 1.4	_	1	400 mV < V <sub>SENSE</sub> < 800 mV				
Bandgap Voltage Output	$V_{BG}$	_	0.55	_	V	Available at V <sub>BG</sub> pin				

#### TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for  $T_A = -40^{\circ}\text{C}$  to +85°C, AV<sub>DD18</sub> = DV<sub>DD18</sub> = 1.8V, AV<sub>DD12</sub> = DV<sub>DD12</sub> = 1.2V, GND = 0V, SENSE = AV<sub>DD12</sub>, Single-channel mode, Differential Analog Input (A<sub>IN</sub>) = Sine wave with amplitude of -1 dBFS,  $f_{IN} = 70$  MHz, Clock Input = 200 MHz,  $f_S = 200$  Msps (ADC Core), PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, LVDS =  $100\Omega$  termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Analog Inputs									
Full-Scale Differential Analog Input Range <sup>(5,7)</sup>	A <sub>FS</sub>	_	1.4875	_	V <sub>P-P</sub>	V <sub>SENSE</sub> = GND			
		_	2.975	_		V <sub>SENSE</sub> = AVDD12			
		_	3.71875 x	_		400 mV < V <sub>SENSE</sub> < 800 mV			
A l l l D l lill			V <sub>SENSE</sub>			A 0 IDEO			
Analog Input Bandwidth	f <sub>IN_3dB</sub>		500		MHz	A <sub>IN</sub> = -3 dBFS			
Differential Input Capacitance	C <sub>IN</sub>	5	6	7	pF	Note 5, Note 9			
Analog Input Channel Cross-Talk	XTALK	_	100	_	dBc	Note 10			
Analog Input Leakage	I <sub>LI_AH</sub>	_	_	+1	μA	$V_{IH} = AV_{DD12}$			
Current (A <sub>IN</sub> +, A <sub>IN</sub> - pins)	I <sub>LI_AL</sub>	-1	_	_	μA	V <sub>IL</sub> = GND			
ADC Conversion Rate <sup>(11)</sup>									
Conversion Rate	f <sub>S</sub>	40	_	200	Msps	Tested at 200 Msps			
Clock Inputs (CLK+, CLK	-) <sup>(12)</sup>								
Clock Input Frequency	f <sub>CLK</sub>	_	_	250	MHz	Note 5			
Differential Input Voltage	V <sub>CLK_IN</sub>	300	_	800	mV <sub>P-P</sub>	Note 5			
Clock Jitter	CLK <sub>JITTER</sub>	_	175	_	f <sub>SRMS</sub>	Note 5			
Clock Input Duty Cycle <sup>(5)</sup>		49	50	51	%	Duty cycle correction disabled			
		30	50	70	%	Duty cycle correction enabled			
Input Leakage Current at CLK input pin	I <sub>LI_CLKH</sub>	_	_	+110	μA	$V_{IH} = AV_{DD12}$			
	I <sub>LI_CLKL</sub>	-20	_	_	μΑ	V <sub>IL</sub> = GND			
Converter Accuracy <sup>(6)</sup>									
ADC Resolution (with no missing code)		_	_	12	bits				
Offset Error		_	±0.31	±3.8	LSb				
Gain Error	G <sub>ER</sub>	_	±0.5	_	% of FS				
Integral Nonlinearity	INL	_	±0.125	_	LSb				
Differential Nonlinearity	DNL	_	±0.03	_	LSb				
Analog Input Common-Mode Rejection Ratio	CMRR <sub>DC</sub>	_	70	_	dB	DC measurement			

#### TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise specified, all parameters apply for  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $AV_{DD18} = DV_{DD18} = 1.8V$ ,  $AV_{DD12} = DV_{DD12} = 1.2V$ , GND = 0V,  $SENSE = AV_{DD12}$ , Single-channel mode, Differential Analog Input  $(A_{IN}) = Sine$  wave with amplitude of -1 dBFS,  $f_{IN} = 70$  MHz, Clock Input = 200 MHz,  $f_S = 200$  Msps (ADC Core), PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF,  $LVDS = 100\Omega$  termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value.

value.										
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
Dynamic Accuracy <sup>(6,15)</sup>										
Spurious Free Dynamic	SFDR	78	90	_	dBc	f <sub>IN</sub> = 15 MHz				
Range		77	85	_	dBc	f <sub>IN</sub> = 70 MHz				
Signal-to-Noise Ratio	SNR	70.63	71.33	_	dBFS	f <sub>IN</sub> = 15 MHz				
	SNR	_	71.09	_	dBFS	f <sub>IN</sub> = 70 MHz				
Effective Number of Bits	ENOB	11.44	11.56	_	bits	f <sub>IN</sub> = 15 MHz				
(ENOB) <sup>(13)</sup>	ENOB	_	11.52	_	bits	f <sub>IN</sub> = 70 MHz				
Total Harmonic Distortion	THD	78	89	_	dBc	f <sub>IN</sub> = 15 MHz				
(for all resolutions, first 13 harmonics)		77	82	_	dBc	f <sub>IN</sub> = 70 MHz				
Worst Second or	HD2 or HD3	_	90	_	dBc	f <sub>IN</sub> = 15 MHz				
Third Harmonic Distortion		_	83	_	dBc	f <sub>IN</sub> = 70 MHz				
Two-Tone Intermodulation Distortion	IMD	_	90.5	_	dBc	A <sub>IN</sub> = -7 dBFS, with two input frequencies				
Digital Logic Input and O	utput (Except	LVDS Outp	ut)							
Schmitt Trigger High-Level Input Voltage	V <sub>IH</sub>	0.7 DV <sub>DD18</sub>	_	DV <sub>DD18</sub>	V					
Schmitt Trigger Low-Level Input Voltage	V <sub>IL</sub>	GND	_	0.3 DV <sub>DD18</sub>	V					
Hysteresis of Schmitt Trigger Inputs (All digital inputs)	V <sub>HYST</sub>	_	0.05 DV <sub>DD18</sub>	_	V					
Low-Level Output Voltage	V <sub>OL</sub>	_	_	0.3	V	I <sub>OL</sub> = -3 mA, all digital I/O pins				
High-Level Output Voltage	V <sub>OH</sub>	DV <sub>DD18</sub> – 0.5	1.8	_	V	I <sub>OL</sub> = +3 mA, all digital I/O pins				
Digital Data Output (CMO	S Mode)									
Maximum External Load Capacitance	$C_{LOAD}$	_	10	_	pF	From output pin to GND				
Internal I/O Capacitance	C <sub>INT</sub>	_	4	_	pF	Note 5				

#### TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise specified, all parameters apply for  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $AV_{DD18} = DV_{DD18} = 1.8V$ ,  $AV_{DD12} = DV_{DD12} = 1.2V$ , GND = 0V,  $SENSE = AV_{DD12}$ , Single-channel mode, Differential Analog Input ( $A_{IN}$ ) = Sine wave with amplitude of -1 dBFS,  $f_{IN} = 70$  MHz, Clock Input = 200 MHz,  $f_S = 200$  Msps (ADC Core), PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, LVDS =  $100\Omega$  termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
Digital Data Output (LVDS Mode) <sup>(5)</sup>										
LVDS High-Level Differential Output Voltage	V <sub>H_LVDS</sub>	200	300	400	mV	100 $\Omega$ differential termination, LVDS bias = 3.5 mA				
LVDS Low-Level Differential Output Voltage	V <sub>L_LVDS</sub>	-400	-300	-200	mV	100 $\Omega$ differential termination, LVDS bias = 3.5 mA				
LVDS Common-Mode Voltage	V <sub>CM_LVDS</sub>	1	1.15	1.4	V					
Output Capacitance	C <sub>INT_LVDS</sub>	_	4	_	pF	Internal capacitance from output pin to GND				
Differential Load Resistance (LVDS)	R <sub>LVDS</sub>	_	100	_	Ω	Across LVDS output pairs				
Input Leakage Current on	Digital I/O Pir	าร								
Data Output Pins	I <sub>LI_DH</sub>	_	_	+1	μA	V <sub>IH</sub> = DV <sub>DD18</sub>				
	I <sub>LI_DL</sub>	-1	_	_	μA	V <sub>IL</sub> = GND				
I/O Pins except Data	I <sub>LI_DH</sub>	_	_	+6	μA	V <sub>IH</sub> = DV <sub>DD18</sub>				
Output Pins	I <sub>LI_DL</sub>	-35	_	_	μΑ	V <sub>IL</sub> = GND <sup>(14)</sup>				

#### Notes:

- 1. This 1.8V digital supply voltage is used for the digital I/O circuit, including SPI, CMOS and LVDS data output drivers.
- Standby Mode: Most of the internal circuits are turned off, except the internal reference, clock, bias circuits and SPI interface.
- Shutdown Mode: All circuits including reference and clock are turned off except the SPI interface.
- 4. Power dissipation (typical) is calculated by using the following equation:
  - (a) During operation:

 $P_{DISS} = V_{DD18} \times (I_{DD\_A18} + I_{DD\_D18}) + V_{DD12} \times (I_{DD\_A12} + I_{DD\_D12})$ , where  $I_{DD\_D18}$  is the digital I/O current for LVDS or CMOS output.  $V_{DD18} = 1.8V$  and  $V_{DD12} = 1.2V$  are used for typical value calculation.

(b) During Standby mode:

 $P_{DISS STANDBY} = (I_{STANDBY AN} + I_{STANDBY DIG}) \times 1.2V$ 

(c) During Shutdown mode:

 $P_{DISS\_SHDN} = I_{DD\_SHDN} \times 1.2V$ 

- 5. This parameter is ensured by design, but not 100% tested in production.
- 6. This parameter is ensured by characterization, but not 100% tested in production.
- 7. See Table 4-2 for details.
- Differential reference voltage output at REF1+/- and REF0+/- pins. V<sub>REF1</sub> = V<sub>REF1</sub>+ V<sub>REF1</sub>-. V<sub>REF0</sub> = V<sub>REF0</sub>+ V<sub>REF0</sub>-. These references should not be driven.
- 9. Input capacitance refers to the effective capacitance between one differential input pin pair.
- 10. Channel cross-talk is measured when  $A_{IN}$  = -1 dBFS at 12 MHz is applied on one channel while other channel(s) are terminated with 50 $\Omega$ . See Figure 3-45 for details.
- 11. The ADC core conversion rate. In multi-channel mode, the conversion rate of an individual channel is f<sub>S</sub>/N, where N is the number of input channels used.
- 12. See Figure 4-8 for the details of the clock input circuit.
- 13. ENOB = (SINAD 1.76)/6.02.
- 14. This leakage current is due to the internal pull-up resistor.
- 15. Dynamic performance is characterized with CH(n)\_DIG\_GAIN<7:0> = 0011-1000.

#### TABLE 2-2: TIMING REQUIREMENTS - LVDS AND CMOS OUTPUTS

**Electrical Specifications:** Unless otherwise specified, all parameters apply for  $T_A = -40^{\circ}\text{C}$  to +85°C, AV<sub>DD18</sub> = DV<sub>DD18</sub> = 1.8V, AV<sub>DD12</sub> = DV<sub>DD12</sub> = 1.2V, GND = 0V, SENSE = AV<sub>DD12</sub>, Single-channel mode, Differential Analog Input (A<sub>IN</sub>) = Sine wave with amplitude of -1 dBFS,  $f_{IN}$  = 70 MHz, Clock Input = 200 MHz,  $f_S$  = 200 Msps (ADC Core), PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, LVDS = 100Ω termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value.

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Aperture Delay	t <sub>A</sub>	_	1	_	ns	Note 1
Out-of-Range Recovery Time	t <sub>OVR</sub>		1	_	Clocks	Note 1
Output Clock Duty Cycle		_	50	_	%	Note 1
Pipeline Latency	T <sub>LATENCY</sub>		28	_	Clocks	Note 2, Note 4
System Calibration <sup>(1)</sup>						
Power-Up Calibration Time	T <sub>PCAL</sub>	_	2 <sup>27</sup>	_	Clocks	First 2 <sup>27</sup> sample clocks after power-up
Background Calibration Update Rate	T <sub>BCAL</sub>	_	2 <sup>30</sup>	_	Clocks	Per 2 <sup>30</sup> sample clocks after T <sub>PCAL</sub>
RESET Low Time	T <sub>RESET</sub>	5	_	_	ns	See Figure 2-6 for details <sup>(1)</sup>
AutoSync (1,6)			I.	I.		
Sync Output Time Delay	T <sub>SYNC_OUT</sub>	_	1	_	Clocks	
Maximum Recommended ADC		_	200	_	MHz	Single-Channel mode
Clock Rate for AutoSync		_	160	_		Multi-Channel mode
LVDS Data Output Mode (1,5)			l	l	l	
Input Clock to Output Clock Propagation Delay	t <sub>CPD</sub>	_	5.7	_	ns	
Output Clock to Data Propagation Delay	t <sub>DC</sub>	_	0.5	_	ns	
Input Clock to Output Data Propagation Delay	t <sub>PD</sub>	_	5.8	_	ns	
CMOS Data Output Mode						
Input Clock to Output Clock Propagation Delay	t <sub>CPD</sub>		3.8	_	ns	
Output Clock to Data Propagation Delay	t <sub>DC</sub>	_	0.7	_	ns	
Input Clock to Output Data Propagation Delay	t <sub>PD</sub>	_	4.5	_	ns	

- **Note 1:** This parameter is ensured by design, but not 100% tested in production.
  - **2:** This parameter is ensured by characterization, but not 100% tested in production.
  - 3:  $t_{RISE}$  = approximately less than 10% of duty cycle.
  - **4:** Output latency is measured without using fractional delay recovery (FDR), decimation filter or digital down-converter options.
  - 5: The time delay can be adjusted with the DCLK\_PHDLY\_DLL<2:0> setting.
  - **6:** Characterized with a single slave device. The maximum ADC sample rate for AutoSync mode may be reduced if multiple slave devices are used.




FIGURE 2-1: Timing Diagram - CMOS Output.




FIGURE 2-2: Timing Diagram - LVDS Output with Even Bit First Option.

#### TABLE 2-3: SPI SERIAL INTERFACE TIMING SPECIFICATIONS

**Electrical Specifications:** Unless otherwise specified, all parameters apply for  $T_A$  = -40°C to +85°C,  $AV_{DD18}$  =  $DV_{DD18}$  = 1.8V,  $AV_{DD12}$  =  $DV_{DD12}$  = 1.2V, GND = 0V, SENSE =  $AV_{DD12}$ , Single-channel mode, Differential Analog Input ( $A_{IN}$ ) = Single wave with amplitude of -1 dBFS,  $f_{IN}$  = 70 MHz, Clock Input = 200 MHz,  $f_S$  = 200 Msps (ADC Core), PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, LVDS =  $100\Omega$  termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value. All timings are measured at 50%.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions				
Serial Clock frequency, f <sub>SCK</sub> = 50 MHz										
CS Setup Time	t <sub>CSS</sub>	10	_	_	ns					
CS Hold Time	t <sub>CSH</sub>	20	_	_	ns					
CS Disable Time	t <sub>CSD</sub>	20	_	_	ns					
Data Setup Time	t <sub>SU</sub>	2	_	_	ns					
Data Hold Time	t <sub>HD</sub>	4	_	_	ns					
Serial Clock High Time	t <sub>HI</sub>	8	_	_	ns					
Serial Clock Low Time	$t_{LO}$	8	_	_	ns	Note 1				
Serial Clock Delay Time	t <sub>CLD</sub>	20	_	_	ns					
Serial Clock Enable Time	$t_{\text{CLE}}$	20	_	_	ns					
Output Valid from SCK Low	$t_{DO}$	_	_	20	ns					
Output Disable Time	$t_{\scriptscriptstyleDIS}$	_	_	10	ns	Note 1				

Note 1: This parameter is ensured by design, but not 100% tested.




FIGURE 2-3: SPI Serial Input Timing Diagram.




FIGURE 2-4: SPI Serial Output Timing Diagram.




FIGURE 2-5: POR-Related Events: Register Initialization and Power-Up Calibration.




FIGURE 2-6: RESET Pin Timing Diagram.




FIGURE 2-7: Sync Timing Diagram with Power-On Reset.




FIGURE 2-8: Sync Timing Diagram with RESET Pin Operation.




FIGURE 2-9: Sync Timing Diagram with SOFT\_RESET Bit Setting.

#### TABLE 2-4: TEMPERATURE CHARACTERISTICS

**Electrical Specifications:** Unless otherwise specified, all parameters apply for  $T_A$  = -40°C to +85°C,  $AV_{DD18}$  = DV<sub>DD18</sub> = 1.8V,  $AV_{DD12}$  = DV<sub>DD12</sub> = 1.2V, GND = 0V, GND = 1.8V, GND =

Parameters			Min.	Тур.	Max.	Units	Conditions
Temperature Ranges <sup>(1)</sup>							
Operating Tempera	ature Range	T <sub>A</sub>	-40	_	+85	°C	
Thermal Package Resistances <sup>(2)</sup>							
121L Ball-TFBGA	Junction-to-Ambient Thermal Resistance	$\theta_{JA}$	_	40.2	_	°C/W	
(8 mm x 8 mm)	Junction-to-Case Thermal Resistance	$\theta_{\sf JC}$	_	8.4	_	°C/W	
124L – VTLA	Junction-to-Ambient Thermal Resistance	$\theta_{JA}$		21		°C/W	
(9 mm x 9 mm)	Junction-to-Case (top) Thermal Resistance	$\theta_{JC}$	_	8.7		°C/W	

**Note 1:** Maximum allowed power-dissipation ( $P_{DMAX}$ ) =  $(T_{JMAX} - T_A)/\theta_{JA}$ .

2: This parameter value is achieved by package simulations.