

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







MCP37220-200 MCP37D20-200

200 Msps, 14-Bit Low-Power Single-Channel ADC

Features

- · Sample Rates: 200 Msps
- Signal-to-Noise Ratio (SNR) with f_{IN} = 15 MHz and -1 dBFS:
 - 67.8 dBFS (typical) at 200 Msps
- Spurious-Free Dynamic Range (SFDR) with f_{IN} = 15 MHz and -1 dBFS:
 - 96 dBc (typical) at 200 Msps
- · Power Dissipation with LVDS Digital I/O:
 - 346 mW at 200 Msps
- · Power Dissipation with CMOS Digital I/O:
 - 304 mW at 200 Msps, output clock = 100 MHz
- · Power Dissipation Excluding Digital I/O:
 - 256 mW at 200 Msps
- · Power-Saving Modes:
 - 89 mW during Standby
 - 24 mW during Shutdown
- · Supply Voltage:
 - Digital Section: 1.2V, 1.8VAnalog Section: 1.2V, 1.8V
- Selectable Full-Scale Input Range: up to 1.8 V_{P-P}
- · Analog Input Bandwidth: 650 MHz
- · Output Interface:
 - Parallel CMOS, DDR LVDS
- · Output Data Format:
 - Two's complement or offset binary
- · Optional Output Data Randomizer

- · Digital Signal Post-Processing (DSPP) Options:
 - Decimation filters for improved SNR
 - Offset and Gain adjustment
 - Digital Down-Conversion (DDC) with I/Q or f_S/8 output (MCP37D20-200)
- Built-In ADC Linearity Calibration Algorithms:
 - Harmonic Distortion Correction (HDC)
 - DAC Noise Cancellation (DNC)
 - Dynamic Element Matching (DEM)
 - Flash Error Calibration
- · Serial Peripheral Interface (SPI)
- · Package Options:
 - VTLA-124 (9 mm x 9 mm x 0.9 mm)
 - TFBGA-121 (8 mm x 8 mm)
- No external reference decoupling capacitor required for TFBGA Package
- Industrial Temperature Range: -40°C to +85°C

Typical Applications


- · Communication Instruments
- · Microwave Digital Radio
- · Cellular Base Stations
- Radar
- · Scanners and Low-Power Portable Instruments
- Industrial and Consumer Data Acquisition System

Device Offering⁽¹⁾

Part Number	Sample Rate	Resolution	Digital Decimation (FIR Filters)	Digital Down-Conversion	Noise-Shaping Requantizer	
MCP37220-200	200 Msps	14	Yes	No	No	
MCP37D20-200	200 Msps	14	Yes	Yes	No	
MCP37210-200	200 Msps	12	Yes	No	Yes	
MCP37D10-200	200 Msps	12	Yes	Yes	Yes	

^{1:} Devices in the same package type are pin-compatible.

Functional Block Diagram



Description

The MCP37220-200 is a single-channel 200 Msps 14-bit pipelined ADC, with built-in high-order digital decimation filters, gain and offset adjustment.

The MCP37D20-200 is also a single-channel 200 Msps 14-bit pipelined ADC, with built-in digital down-conversion in addition to the features offered by the MCP37220-200.

Both devices feature harmonic distortion correction and DAC noise cancellation that enables high-performance specifications with SNR of 67.8 dBFS (typical) and SFDR of 96 dBc (typical).

The output decimation filter option improves SNR performance up to 83.9 dBFS with the 512x decimation setting.

The digital down-conversion option in the MCP37D20-200 can be utilized with the decimation and quadrature output (I and Q data) options and offers great flexibility in digital communication system design, including cellular base-stations and narrow-band communication systems.

These A/D converters exhibit industry-leading low-power performance with only 348 mW operation while using the LVDS output interface at 200 Msps. This superior low-power operation, coupled with high dynamic performance, makes these devices ideal for portable communication devices, sonar, radar and high-speed data acquisition systems.


These devices also include various features designed to maximize flexibility in the user's applications and minimize system cost, such as a programmable PLL clock, output data rate control and phase alignment, and programmable digital pattern generation. The device's operational modes and feature sets are configured by setting up the user-programmable internal registers.

The device samples the analog input on the rising edge of the clock. The digital output code is available after 23 clock cycles of data latency. Latency will increase if any of the digital signal post-processing (DSPP) options are enabled.


The differential full-scale analog input range is programmable up to 1.8 V_{P-P} . The ADC output data can be coded in two's complement or offset binary representation, with or without the data randomizer option. The output data is available with a full-rate CMOS or Double-Data-Rate (DDR) LVDS interface.

The device is available in Pb-free VTLA-124 and TFBGA-121 packages. The device operates over the commercial temperature range of -40°C to +85°C.

Package Types



(a) VTLA-124 Package.



(b) TFBGA-121 Package.

NOTES:			

1.0 PACKAGE PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




FIGURE 1-1: VTLA-124 Package.

TABLE 1-1: PIN FUNCTION TABLE FOR VTLA-124

Pin No.	Name	I/O Type	Description
Power Supply Pin	s		
A2, A22, A65, B1, B52	AV _{DD18}	Supply	Supply voltage input (1.8V) for analog section
A12, A56, A60, A63, B10, B11, B12, B13, B15, B16, B45, B49, B53	AV _{DD12}		Supply voltage input (1.2V) for analog section
A25, A30, B39	DV _{DD12}		Supply voltage input (1.2V) for digital section
A41, B24, B27, B31, B36, B43	DV _{DD18}		Supply voltage input (1.8V) for digital section and all digital I/O
EP	GND		Exposed pad: Common ground pin for digital and analog sections
ADC Analog Input	Pins		
B54	A _{IN} +	Analog	Differential analog input (+)
A64	A _{IN} -	Input	Differential analog input (-)
A21	CLK+		Differential clock input (+)
B17	CLK-	=	Differential clock input (-)
Reference Pins (1)			
A57, B46	REF+	Analog	Differential reference voltage (+)
A58, B47	REF-	Output	Differential reference voltage (-)
SENSE, Bandgap	and Commo	n-Mode Voltag	e Pins
B48	SENSE	Analog Input	Analog input full-scale range selection. See Table 4-2 for SENSE voltage settings.
A59	V_{BG}	Analog Output	Internal bandgap output voltage. Connect a decoupling capacitor (2.2 µF)
A55	V_{CM}		Common-mode output voltage for analog input signal. Connect a decoupling capacitor (0.1 µF) ⁽²⁾
Digital I/O Pins			
B18	ADR0	Digital Input	SPI address selection pin (A0 bit). Tie to GND or DV _{DD18} ⁽³⁾
A23	SLAVE		Not used. Tie to GND ⁽⁹⁾
B19	SYNC	Digital Input/Output	Not used. Leave this pin floating ⁽⁹⁾
B21	RESET	Digital Input	Reset control input: High: Normal operating mode Low: Reset mode ⁽⁴⁾
A26	CAL	Digital Output	Calibration status flag digital output: High: Calibration is complete Low: Calibration is not complete ⁽⁵⁾
B22	DCLK+		LVDS: Differential digital clock output (+) CMOS: Digital clock output ⁽⁶⁾
A27	DCLK-		LVDS: Differential digital clock output (-) CMOS: Unused (leave floating)

TABLE 1-1: PIN FUNCTION TABLE FOR VTLA-124 (CONTINUED)

Pin No.	Name	I/O Type	Description
ADC Output Pin	s ⁽⁷⁾		
B26	Q0/Q0-	Digital Output	Digital data output: CMOS = Q0 DDR LVDS = Q0-
A31	Q1/Q0+		Digital data output: CMOS = Q1 DDR LVDS = Q0+
B30	Q2/Q1-		Digital data output: CMOS = Q2 DDR LVDS = Q1-
A38	Q3/Q1+		Digital data output: CMOS = Q3 DDR LVDS = Q1+
A39	Q4/Q2-		Digital data output: CMOS = Q4 DDR LVDS = Q2-
B32	Q5/Q2+		Digital data output: CMOS = Q5 DDR LVDS = Q2+
A40	Q6/Q3-		Digital data output: CMOS = Q6 DDR LVDS = Q3-
B33	Q7/Q3+		Digital data output: CMOS = Q7 DDR LVDS = Q3+
B34	Q8/Q4-		Digital data output: CMOS = Q8 DDR LVDS = Q4-
A42	Q9/Q4+		Digital data output: CMOS = Q9 DDR LVDS = Q4+
B35	Q10/Q5-		Digital data output: CMOS = Q10 DDR LVDS = Q5-
A43	Q11/Q5+		Digital data output: CMOS = Q11 DDR LVDS = Q5+
A44	Q12/Q6-		Digital data output: CMOS = Q12 DDR LVDS = Q6-
B37	Q13/Q6+		Digital data output: CMOS = Q13 DDR LVDS = Q6+
B38	WCK/ OVR+ (OVR)		OVR: Input overrange indication digital output ⁽⁸⁾ WCK: - MCP37220: No output
A45	WCK/OVR- (WCK)		- MCP37D20: Word clock synchronizes with digital output in I/Q data mode
SPI Interface Pi	ns		
A53	SDIO	Digital Input/ Output	SPI data input/output
A54	SCLK	Digital Input	SPI serial clock input
B44	CS		SPI Chip Select input

TABLE 1-1: PIN FUNCTION TABLE FOR VTLA-124 (CONTINUED)

Pin No.	Name	I/O Type	Description					
Not Connected Pi	Not Connected Pins							
A1, A3 - A7, A8 - A11, A13 - A20, A32 - A37, A46 - A52, A61 - A62, A66 - A68, B2 - B9, B14, B28, B29, B40, B41, B42, B50 - B51, B55, B56	NC		These pins can be tied to ground or left floating.					
Pins that need to	be grounded							
A24, A64, B20, B54	GND		These pins are not supply pins, but need to be tied to ground.					
Output Test Pins	Output Test Pins							
A28 - A29, B23, B25	TP	Digital Output	Output test pins. Do not use. Always leave these pins floating. Do not tie to ground or supply.					

Notes:

- These pins are for the internal reference voltage output. They should not be driven. External decoupling circuit
 is required. See Section 4.3.3 "Decoupling Circuits for Internal Voltage Reference and Bandgap Output"
 for details.
- 2. When V_{CM} output is used for the common-mode voltage of analog inputs (i.e. by connecting to the center-tap of a balun), V_{CM} pin should be decoupled with a 0.1 μF capacitor.
- 3. ADR1 (for A1 bit) is internally bonded to GND ('0'). If ADR0 is dynamically controlled, ADR0 must be held constant while CS is "Low".
- 4. The device is in Reset mode while this pin stays "Low". On the rising edge of RESET, the device exits the Reset mode, initializes all internal user registers to default values and begins power-up calibration.
- 5. CAL pin stays "Low" at power-up until the first power-up calibration is completed. When the first calibration has completed, this pin has "High" output. It stays "High" until the internal calibration is restarted by hardware or a Soft Reset command. In Reset mode, this pin is "Low". In Standby and Shutdown modes, this pin will maintain the prior condition.
- 6. The phase of DCLK relative to the data output bits may be adjusted depending on the operating mode. This is controlled differently depending on the configuration of the digital signal post-processing (DSPP) and PLL (or DLL). See also Addresses 0x52, 0x64 and 0x6D (Registers 5-7, 5-22 and 5-28) for more details.
- 7. **DDR LVDS:** Two data bits are multiplexed onto each differential output pair. The output pins shown here are for the "Even bit first" setting, which is the default setting of OUTPUT_MODE<1:0> in Address 0x62 (Register 5-20). The even data bits (Q0, Q2, Q4, Q6, Q8, Q10, Q12) appear when DCLK+ is "High". The odd data bits (Q1, Q3, Q5, Q7, Q9, Q11, Q13) appear when DCLK+ is "Low". See Addresses 0x65 (Register 5-23) and 0x68 (Register 5-26) for output polarity control. See Figure 2-2 for LVDS output timing diagrams.
- 8. **OVR:** OVR will be held "High" when analog input overrange is detected. Digital signal post-processing (DSPP) will cause OVR to assert early relative to the output data. See Figure 2-2 for LVDS timing of these bits. **WCK:** Available for the I/Q output mode only in the MCP37D20. WCK is normally "Low" in I/Q output mode, and "High" when it outputs in-phase (I) data.
 - (a) MCP37220 and MCP37D20 operating outside I/Q output mode: WCK/OVR+ is OVR and WCK/OVR- is logic '0' (not used). In DDR LVDS output mode, the rising edge of DCLK+ is OVR.
 - (b) <u>I/Q output mode in the MCP37D20</u>: In CMOS output mode, WCK/OVR+ is OVR and WCK/OVR- is WCK. WCK is synchronized to in-phase (I) data. In DDR LVDS output mode, WCK/OVR+ and WCK/OVR- are multiplexed. The rising edge of DCLK+ is OVR and the falling edge is WCK.
- 9. This pin function is not released yet.




FIGURE 1-2: TFBGA-121 Package. Decoupling capacitors for reference pins and V_{BG} are embedded in the package.

TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121

Ball No.	Name	I/O Type	Description			
A1	SDIO	Digital Input/Output	SPI data input/output			
A2	V _{CM}	Analog Output	Common-mode output voltage for analog input signal Connect a decoupling capacitor (0.1 µF) ⁽¹⁾			
A3	REF+		Differential reference voltage (+/-). Decoupling capacitors are embedded in			
A4	REF-		the TFBGA package. Leave these pins floating.			
A5	V _{BG}		Internal bandgap output voltage A decoupling capacitor (2.2 μ F) is embedded in the TFBGA package. Leave this pin floating.			
A6	TP1	Analog	Analog test pins. Leave these pins floating.			
A7		Output				
A8	A _{IN-}	Analog Input	Differential analog input (-)			
A9	A _{IN+}		Differential analog input (+)			
A10	GND	Supply	Common ground for analog and digital sections			
A11	-					
B1	SCLK	Digital Input	SPI serial clock input			
B2	CS		SPI chip select input			
В3	GND	Supply	Common ground for analog and digital sections			
B4	-					
B5	SENSE	Analog Input	Analog input range selection. See Table 4-2 for SENSE voltage settings.			
B6	AV _{DD12}	Supply	Supply voltage input (1.2V) for analog section			
B7						
B8	AV _{DD18}		Supply voltage input (1.8V) for analog section			
B9						
B10	GND	Supply	Common ground for analog and digital sections			
B11						
C1	WCK/OVR- (WCK)	Digital Output	OVR: Input overrange indication digital output ⁽²⁾ WCK:			
C2	WCK/OVR+ (OVR)	·	 MCP37220: No output MCP37D20: Word clock synchronizes with digital output in I/Q data mode 			
C3	GND	Supply	Common ground for analog and digital sections			
C4						
C5	AV _{DD12}		Supply voltage input (1.2V) for analog section			
C6						
C7						
C8 C9	GND		Common ground pin for analog and digital sections			
	-					
C10						
C11						

TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121 (CONTINUED)

Ball No.	Name	I/O Type	Description			
D1	Q12/Q6-	Digital Output	Digital data output ⁽³⁾ CMOS = Q12 DDR LVDS = Q6-			
D2	Q13/Q6+		Digital data output ⁽³⁾ CMOS = Q13 DDR LVDS = Q6+			
D3	GND	Supply	Common ground for analog and digital sections			
D4	A) (0 1				
D5 D6	AV _{DD12}	Supply	Supply voltage input (1.2V) for analog section			
D7						
D8	GND	Supply	Common ground for analog and digital sections			
D9			graman graman and an angular angular and an angular a			
D10						
D11						
E1	Q10/Q5-	Digital Output	Digital data output ⁽³⁾ CMOS = Q10 DDR LVDS = Q5-			
E2	Q11/Q5+		Digital data output ⁽³⁾ CMOS = Q11 DDR LVDS = Q5+			
E3	GND	Supply	Common ground for analog and digital sections			
E4						
E5	AV _{DD12}		Supply voltage input (1.2V) for analog section			
E6 E7						
E8	GND		Common ground for analog and digital sections			
E9	0.1.2		ground for an analog and alignar socions			
E10						
E11						
F1	Q8/Q4-	Digital Output	Digital data output ⁽³⁾ CMOS = Q8 DDR LVDS = Q4-			
F2	Q9/Q4+		Digital data output ⁽³⁾ CMOS = Q9 DDR LVDS = Q4+			
F3	DV _{DD18}	Supply	Supply voltage input (1.8V) for digital section.			
F4			All digital input pins are driven by the same DV _{DD18} potential.			
F5	AV _{DD12}		Supply voltage input (1.2V) for analog section			
F6 F7						
F8	GND		Common ground for analog and digital sections			
F9	0.10		g. out a for analog and digital obotions			
F10						
F11						

TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121 (CONTINUED)

IABLE 1-	TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121 (CONTINUED)						
Ball No.	Name	I/O Type	Description				
G1	Q6/Q3-	Digital Output	Digital data output ⁽³⁾ CMOS = Q6 DDR LVDS = Q3-				
G2	Q7/Q3+		Digital data output ⁽³⁾ CMOS = Q7 DDR LVDS = Q3+				
G3	DV _{DD18}	Supply	Supply voltage input (1.8V) for digital section. All digital input pins are driven by the same DV _{DD18} potential				
G4							
G5	GND		Common ground for analog and digital sections				
G6	A) /	C	Complex cells as input (4.3V) for angle a see figure				
G7	AV _{DD12}	Supply	Supply voltage input (1.2V) for analog section				
G8 G9	GND	-	Common ground for analog and digital sections				
G10	CIND		Sommon ground for unulog and digital socialis				
G10							
H1	Q4/Q2-	Digital Output	Digital data output ⁽³⁾ CMOS = Q4 DDR LVDS = Q2-				
H2	Q5/Q2+		Digital data output ⁽³⁾ CMOS = Q5 DDR LVDS = Q2+				
H3	DV _{DD12}	Supply	Supply voltage input (1.2V) for digital section				
H4							
H5	GND		Common ground for analog and digital sections				
H6							
H7 H8							
H9							
H10							
H11							
J1	Q2/Q1-	Digital Output	Digital data output ⁽³⁾ CMOS = Q2 DDR LVDS = Q1-				
J2	Q3/Q1+		Digital data output ⁽³⁾ CMOS = Q3 DDR LVDS = Q1+				
J3	DV _{DD12}	Supply	DC supply voltage input pin for digital section (1.2V)				
J4		_					
J5	GND		Common ground for analog and digital sections				
J6 J7							
J8							
J9							
J10							
J11							
J 11							

TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121 (CONTINUED)

Ball No.	Name	I/O Type	Description			
K1	Q0/Q0-	Digital Output	Digital data output ⁽³⁾ CMOS = Q0 DDR LVDS = Q0-			
K2	Q1/Q0+		Digital data output ⁽³⁾ CMOS = Q1 DDR LVDS = Q0+			
K3	TP2		Output test pin. Do not use. Do not tie to ground or supply. Always leave this pin floating.			
K4	DCLK-		LVDS: Differential digital clock output (-) CMOS: Unused (leave floating)			
K5	CAL		Calibration status flag digital output ⁽⁴⁾ High: Calibration is complete Low: Calibration is not complete			
K6	GND	Supply	Common ground pin for analog and digital sections			
K7	SLAVE	Digital Input	Not used. Tie this pin to GND ⁽⁸⁾			
K8	ADR0		SPI address selection pin (A0 bit). Tie to GND or DV _{DD18} ⁽⁵⁾			
K9	ADR1		SPI address selection pin (A1 bit). Tie to GND or DV _{DD18} ⁽⁵⁾			
K10 K11	GND	Supply	Common ground for analog and digital sections			
L1	TP2	Digital	Output test pins. Do not use.			
L2	11 2	Output	Do not tie to ground or supply. Always leave these pins floating.			
L3						
L4	DCLK+	_	LVDS: Differential digital clock output (+) CMOS: Digital clock output ⁽⁶⁾			
L5	RESET	Digital Input	Reset control input: High : Normal operating mode Low: Reset mode ⁽⁷⁾			
L6	SYNC	Digital Input/ Output	Not used. Leave this pin floating ⁽⁸⁾			
L7	GND	Supply	Common ground for analog and digital sections			
L8	CLK+	Analog Input	Differential clock input (+)			
L9	CLK-		Differential clock input (-)			
L10	GND	Supply	Common ground for analog and digital sections			
L11	AV _{DD18}	Analog Input	Supply voltage input (1.8V) for analog section			

Notes:

- When V_{CM} output is used for the common-mode voltage of analog inputs (i.e. by connecting to the center-tap of a balun), the V_{CM} pin should be decoupled with a 0.1 μF capacitor.
- 2. **OVR**: OVR will be held "High" when analog input overrange is detected. Digital signal post-processing (DSPP) will cause OVR to assert early relative to the output data. See Figure 2-2 for LVDS timing of these bits. **WCK**: Available for the I/Q output mode only in the MCP37D20. In the I/Q output mode, WCK is normally "Low", and "High" when it outputs in-phase (I) data.
 - (a) MCP37220 and MCP37D20 operating outside I/Q output mode: WCK/OVR+ is OVR and WCK/OVR- is logic '0' (not used). In DDR LVDS output mode, the rising edge of DCLK+ is OVR.
 - (b) <u>I/Q output mode in the MCP37D20</u>: In CMOS output mode, WCK/OVR+ is OVR and WCK/OVR- is WCK. WCK is synchronized to in-phase (I) data. In DDR LVDS output mode, WCK/OVR+ and WCK/OVR- are multiplexed. The rising edge of DCLK+ is OVR and the falling edge is WCK.
- 3. **DDR LVDS:** Two data bits are multiplexed onto each differential output pair. The output pins shown here are for the "Even bit first" setting, which is the default setting of OUTPUT_MODE<1:0> in Address 0x62 (Register 5-20). The even data bits (Q0, Q2, Q4, Q6, Q8, Q10, Q12) appear when DCLK+ is "High". The odd data bits (Q1, Q3, Q5, Q7, Q9, Q11, Q13) appear when DCLK+ is "Low". See Addresses 0x65 (Register 5-23) and 0x68 (Register 5-26) for output polarity control. See Figure 2-2 for LVDS output timing diagram.
- 4. CAL pin stays "Low" at power-up until the first power-up calibration is completed. When the first calibration has completed, this pin has "High" output. It stays "High" until the internal calibration is restarted by hardware or a Soft Reset command. In Reset mode, this pin is "Low". In Standby and Shutdown modes this pin will maintain the prior condition.
- 5. If the SPI address is dynamically controlled, the Address pin must be held constant while $\overline{\text{CS}}$ is "Low".
- 6. The phase of DCLK relative to the data output bits may be adjusted depending on the operating mode. This is controlled differently depending on the configuration of the digital signal post-processing (DSPP) and PLL (or DLL). See also Addresses 0x52, 0x64 and 0x6D (Registers 5-7, 5-22 and 5-28) for more details.
- 7. The device is in Reset mode while this pin stays "Low". On the rising edge of RESET, the device exits the Reset mode, initializes all internal user registers to default values, and begins power-up calibration.
- 8. This pin function is not released yet.

2.0 ELECTRICAL CHARACTERISTICS

2.1 Absolute Maximum Ratings †

Analog and Digital Supply Voltage (AV _{DD12} , DV _{DD12})	0.3V to 1.32V
Analog and Digital Supply Voltage (AV _{DD18} , DV _{DD18})	0.3V to 1.98V
All Inputs and Outputs with respect to GND	0.3V to AV _{DD18} + 0.3V
Differential Input Voltage	AV _{DD18} - GND
Current at Input Pins	±2 mA
Current at Output and Supply Pins	±250 mA
Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied (T _A)	55°C to +125°C
Maximum Junction Temperature (T _J)	+150°C
ESD Protection on all Pins	2 kV HBM
Solder Reflow Profile	See Microchip Application Note AN233 (DS00233)

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2.2 Electrical Specifications

TABLE 2-1: ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to +85°C, AV_{DD18} = DV_{DD18} = 1.8V, AV_{DD12} = DV_{DD12} = 1.2V, GND = 0V, SENSE = AV_{DD12}, Differential Analog Input (A_{IN}) = Sine wave with amplitude of -1 dBFS, $f_{\text{IN}} = 70$ MHz, Clock Input = 200 MHz, $f_{\text{S}} = 200$ Msps, PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, LVDS = 100Ω termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Power Supply Require	ments					
Analog Supply Voltage	AV _{DD18}	1.71	1.8	1.89	V	
	AV _{DD12}	1.14	1.2	1.26	V	
Digital Supply Voltage	DV _{DD18}	1.71	1.8	1.89	V	Note 1
	DV _{DD12}	1.14	1.2	1.26	V	
Analog Supply Current	t					
Analog Supply Current	I _{DD_A18}	_	0.03	0.1	mA	at AV _{DD18} Pin
during Conversion	I _{DD_A12}	_	141	159	mA	at AV _{DD12} Pin
Digital Supply Current						
Digital Supply Current during Conversion	I _{DD_D12}	_	72	109	mA	at DV _{DD12} Pin
Digital I/O Current in CMOS Output Mode	I _{DD_D18}	_	27	_	mA	at DV _{DD18} Pin DCLK = 100 MHz
Digital I/O Current in		Measured at	DV _{DD18} Pin			
LVDS Mode			50	75	mA	3.5 mA mode
	I _{DD_D18}	_	35		mA	1.8 mA mode
			62	_		5.4 mA mode
Supply Current during	Power-Saving	g Modes				
During Standby Mode	I _{STANDBY_AN}	_	45	_	mA	Address 0:00 (4:0) (2)
	I _{STANDBY_DIG}	_	29	_		Address $0x00<4:3>=1$, $1^{(2)}$
During Shutdown Mode	I _{DD_SHDN}	_	20	_	mA	Address $0x00<7,0> = 1,1(3)$

TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to +85°C, $AV_{DD18} = DV_{DD18} = 1.8V$, $AV_{DD12} = DV_{DD12} = 1.2V$, GND = 0V, $SENSE = AV_{DD12}$, Differential Analog Input (A_{IN}) = Sine wave with amplitude of -1 dBFS, $f_{IN} = 70$ MHz, Clock Input = 200 MHz, $f_S = 200$ Msps, PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, $EVDS = 100\Omega$ termination, EVDS driver current setting = 3.5 mA, +25°C is applied for typical value.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
PLL Circuit									
PLL Circuit Current	I _{DD_PLL}	_	17	_	mA	PLL enabled. Included in analog supply current specification.			
Total Power Dissipatio	Total Power Dissipation ⁽⁴⁾								
Power Dissipation during Conversion, excluding Digital I/O	P _{DISS_ADC}	_	256	_	mW				
Total Power Dissipation during Conversion with CMOS Output Mode	P _{DISS_CMOS}	_	304	_	mW	f _S = 200 Msps, DCLK = 100 MHz			
Total Power Dissipation	P _{DISS_LVDS}	_	346	_	mW	3.5 mA mode			
during Conversion with LVDS Output Mode			319			1.8 mA mode			
			367			5.4 mA mode			
During Standby Mode	P _{DISS_STAND} BY	_	89	_	mW	Address 0x00<4:3> = 1,1(2)			
During Shutdown Mode	P _{DISS_SHDN}	_	24	_	mW	Address 0x00<7,0> = 1,1 ⁽³⁾			
Power-On Reset (POR)) Voltage								
Threshold Voltage	V _{POR}	_	800	_	mV	Applicable to AV _{DD12} only			
Hysteresis	V _{POR_HYST}	_	40	_	mV	(POR tracks AV _{DD12})			
SENSE Input ^(5,7,13)									
SENSE Input Voltage	V _{SENSE}	GND		AV _{DD12}	V	V _{SENSE} selects reference			
SENSE Pin Input	R _{IN_SENSE}	_	694	_	Ω	V _{SENSE} = 0.8V			
Resistance		_	154.8	_	kΩ	V _{SENSE} = 1.2V			
Current Sink into	I _{SENSE}	_	360	_	μA	V _{SENSE} = 0.8V			
SENSE Pin		_	4.2	_	μA	V _{SENSE} = 1.2V			
Reference and Commo	on-Mode Volta	ges							
Internal Reference	V_{REF}	_	0.4	_	V	V _{SENSE} = GND			
Voltage ^(7,8)		_	0.8	_		V _{SENSE} = AV _{DD12}			
		_	V _{SENSE}	_		400 mV < V _{SENSE} < 800 mV			
Common-Mode Voltage Output	V _{CM}	_	0.55	_	V	Available at V _{CM} pin			
Bandgap Voltage Output	V_{BG}	_	0.55	_	V	Available at V _{BG} pin			

TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for T_A = -40°C to +85°C, AV_{DD18} = DV_{DD18} = 1.8V, AV_{DD12} = DV_{DD12} = 1.2V, AV_{DD12} = 1.2V, AV_{DD13} = 1.2V, AV_{DD13}

Parameters	Sym.	Min.	Тур.	Max. Units		Conditions
Analog Inputs						
Full-Scale Differential	A _{FS}	_	0.9	_	V _{P-P}	V _{SENSE} = GND
Analog Input Range ^(5,7)		_	1.8	_		V _{SENSE} = AV _{DD12}
		_	2.25 x V _{SENSE}	_		400 mV < V _{SENSE} < 800 mV
Analog Input Bandwidth	f _{IN_3dB}	_	650	_	MHz	A _{IN} = -3 dBFS
Differential Input Capacitance	C _{IN}	_	1.6	_	pF	Note 5, Note 9
Analog Input Leakage Current (A _{IN} +, A _{IN} - pins)	I _{LI_AH}	_	_	+50	μA	V _{IH} = AV _{DD12}
Current (/ IN · , / IN pino)	I_{LI_AL}	-50	_	_	μA	V _{IL} = GND
ADC Conversion Rate						
Conversion Rate	f _S		_	200	Msps	Tested at 200 Msps
Clock Inputs (CLK+, Cl	_K-) ⁽¹⁰⁾		•		·	
Clock Input Frequency	f _{CLK}	_	_	250	MHz	Note 5
Differential Input Voltage	V _{CLK_IN}	300	_	800	mV_{P-P}	Note 5
Clock Jitter	CLK _{JITTER}	_	175	_	fS _{RMS}	Note 5
Clock Input Duty Cycle ⁽⁵⁾		49	50	51	%	Duty cycle correction disabled
		30	50	70	%	Duty cycle correction enabled
Input Leakage Current	I _{LI_CLKH}	_	_	+110	μA	V _{IH} = AV _{DD12}
at CLK input pin	I _{LI_CLKL}	-20	_		μA	V _{IL} = GND
Converter Accuracy ⁽⁶⁾						
ADC Resolution (with no missing code)		_	_	14	bits	
Offset Error		_	±15	±45	LSb	
Gain Error	G _{ER}	_	±0.5	_	% of FS	
Integral Nonlinearity	INL	_	±1.5	1	LSb	
Differential Nonlinearity	DNL	_	±0.4	_	LSb	
Analog Input Common-Mode Rejection Ratio	CMRR _{DC}	_	70	_	dB	DC measurement

TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for T_A = -40°C to +85°C, AV_{DD18} = DV_{DD18} = 1.8V, AV_{DD12} = DV_{DD12} = 1.2V, GND = 0V, SENSE = AV_{DD12} , Differential Analog Input (A_{IN}) = Sine wave with amplitude of -1 dBFS, f_{IN} = 70 MHz, Clock Input = 200 MHz, f_S = 200 Msps, PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, LVDS = 100 Ω termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value.

Parameters	Sym.	Min.	Тур.	Max. Units		Conditions			
Dynamic Accuracy ^(6,14)									
Spurious Free Dynamic	SFDR	82	96	_	dBc	f _{IN} = 15 MHz			
Range		_	80	_	dBc	f _{IN} = 70 MHz			
Signal-to-Noise Ratio	SNR	66.1	67.8	_	dBFS	f _{IN} = 15 MHz			
(for all resolutions)		_	67.2	_		f _{IN} = 70 MHz			
Effective Number of	ENOB	_	10.9	_	bits	f _{IN} = 15 MHz			
Bits (ENOB) ⁽¹¹⁾		_	10.9	_		f _{IN} = 70 MHz			
Total Harmonic	THD	83	89	_	dBc	f _{IN} = 15 MHz			
Distortion (first 13 harmonics)			81		dBc	f _{IN} = 70 MHz			
Worst Second or	HD2 or HD3	_	95.8	_	dBc	f _{IN} = 15 MHz			
Third Harmonic Distortion		_	82		dBc	f _{IN} = 70 MHz			
Two-Tone Intermodulation Distortion $f_{IN1} = 15 \text{ MHz},$ $f_{IN2} = 17 \text{ MHz}$	IMD	_	92.7	_	dBc	A _{IN} = -7 dBFS, with two input frequencies			
Digital Logic Input and	Output (Exce	ent LVDS Outp	ut)						
Schmitt Trigger High- Level Input Voltage	V _{IH}	0.7 DV _{DD18}	— —	DV _{DD18}	V				
Schmitt Trigger Low- Level Input Voltage	V _{IL}	GND	_	0.3 DV _{DD18}	V				
Hysteresis of Schmitt Trigger Inputs (All digital inputs)	V _{HYST}	_	0.05 DV _{DD18}	_	V				
Low-Level Output Voltage	V _{OL}	_	_	0.3	V	I _{OL} = -3 mA, all digital I/O pins			
High-Level Output Voltage	V _{OH}	DV _{DD18} – 0.5	1.8	_	V	I _{OL} = + 3mA, all digital I/O pins			
Digital Data Output (CI	MOS Mode)			, and the second					
Maximum External Load Capacitance	C _{Load}	_	10	_	pF	From output pin to GND			
Internal I/O Capacitance	C _{INT}	_	4	_	pF	Note 5			
Digital Data Output (LV	'DS Mode) ⁽⁵⁾								
LVDS High-Level Differential Output Voltage	V _{H_LVDS}	200	300	400	mV	100Ω differential termination, LVDS bias = 3.5 mA			
LVDS Low-Level Differential Output Voltage	V _{L_LVDS}	-400	-300	-200	mV	100Ω differential termination, LVDS bias = 3.5 mA			

TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to +85°C, AV_{DD18} = DV_{DD18} = 1.8V, AV_{DD12} = DV_{DD12} = 1.2V, GND = 0V, SENSE = AV_{DD12}, Differential Analog Input (A_{IN}) = Sine wave with amplitude of -1 dBFS, $f_{\text{IN}} = 70$ MHz, Clock Input = 200 MHz, $f_{\text{S}} = 200$ Msps, PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, LVDS = 100Ω termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
LVDS Common-Mode Voltage	V _{CM_LVDS}	1	1.15	1.4	V	
Output Capacitance	C _{INT_LVDS}	_	4	_	pF	Internal capacitance from output pin to GND
Differential Load Resistance (LVDS)	R _{LVDS}	_	100	_	Ω	Across LVDS output pairs
Input Leakage Current	on Digital I/O	Pins				
Data Output Pins	I _{LI_DH}	_		+1	μA	V _{IH} = DV _{DD18}
	I _{LI_DL}	-1	-	_	μΑ	V _{IL} = GND
I/O Pins except Data	I _{LI_DH}	_	_	+6	μA	V _{IH} = DV _{DD18}
Output Pins	I _{LI_DL}	-35		_	μA	V _{IL} = GND ⁽¹²⁾

Notes:

- This 1.8V digital supply voltage is used for the digital I/O circuit, including SPI, CMOS and LVDS data output drivers.
- Standby mode: Most of the internal circuits are turned-off except internal reference, clock, bias circuits and SPI interface.
- 3. Shutdown mode: All circuits, including reference and clock, are turned-off except the SPI interface.
- 4. Power dissipation is calculated by using the following equation.
 - (a) During operation:

 $P_{DISS} = V_{DD18} \times (I_{DD_A18} + I_{DD_D18}) + V_{DD12} \times (I_{DD_A12} + I_{DD_D12})$, where I_{DD_D18} is the digital I/O current for LVDS or CMOS output. $V_{DD18} = 1.8V$ and $V_{DD12} = 1.2V$ are used for typical value calculation.

(b) During Standby mode:

 $P_{DISS_STANDBY} = (I_{STANDBY_AN} + I_{STANDBY_DIG}) \times 1.2V$

(c) During Shutdown mode:

 $P_{DISS SHDN} = I_{DD SHDN} \times 1.2 V$

- 5. This parameter is ensured by design, but not 100% tested in production.
- 6. This parameter is ensured by characterization, but not 100% tested in production.
- 7. See Table 4-1 for details.
- 8. Differential reference voltage output at REF+/REF- pins: $V_{REF} = V_{REF} + -V_{REF}$
- 9. Input capacitance refers to the effective capacitance between differential input pin pair.
- 10. See Figure 4-8 for details of clock input circuit.
- 11. ENOB = (SINAD 1.76)/6.02.
- 12. This leakage current is due to internal pull-up resistor.
- 13. R_{IN_SENSE} is calculated from SENSE pin to virtual ground at 0.55V for 400 mV < V_{SENSE} <800 mV. $R_{SENSE} = (V_{SENSE} 0.55V)/I_{SENSE}$.
- 14. Dynamic performance is characterized with DIG GAIN<7:0> = 0011-1000.

TABLE 2-2: TIMING REQUIREMENTS – LVDS AND CMOS OUTPUTS

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to +85°C, AV_{DD18} = DV_{DD18} = 1.8V, AV_{DD12} = DV_{DD12} = 1.2V, GND = 0V, SENSE = AV_{DD12}, Differential analog input (A_{IN}) = -1 dBFS sine wave, f_{IN} = 70 MHz, Clock input = 200 MHz, f_S = 200 Msps, PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, LVDS = 100Ω termination, LVDS driver current setting = 3.5 mA, DCLK_PHDLY_DLL<2:0> = 000, +25°C is applied for typical value.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Aperture Delay	t _A	_	1	_	ns	Note 1
Out-of-Range Recovery Time	t _{OVR}	_	1	_	Clocks	Note 1
Output Clock Duty Cycle		_	50	_	%	Note 1
Pipeline Latency	T _{LATENCY}	_	23	_	Clocks	Note 2, Note 4
System Calibration ⁽¹⁾						
Power-Up Calibration Time	T _{PCAL}	_	3×2 ²⁶	_	Clocks	First 3×2 ²⁶ sample clocks after power-up
Background Calibration Update Rate	T _{BCAL}	_	2 ³⁰	_	Clocks	Per 2 ³⁰ sample clocks after T _{PCAL}
RESET Low Time	T _{RESET}	5		_	ns	See Figure 2-6 for details ⁽¹⁾
LVDS Data Output Mode ^(1,5)						
Input Clock to Output Clock Propagation Delay	t _{CPD}	_	5.7	_	ns	
Output Clock to Data Propagation Delay	t _{DC}	_	0.5	_	ns	
Input Clock to Output Data Propagation Delay	t _{PD}	_	5.8	_	ns	
CMOS Data Output Mode ⁽¹⁾						
Input Clock to Output Clock Propagation Delay	t _{CPD}	_	3.8	_	ns	
Output Clock to Data Propagation Delay	t _{DC}	_	0.7	_	ns	
Input Clock to Output Data Propagation Delay	t _{PD}	_	4.5	_	ns	

- Note 1: This parameter is ensured by design, but not 100% tested in production.
 - 2: This parameter is ensured by characterization, but not 100% tested in production.
 - 3: t_{RISE} = approximately less than 10% of duty cycle.
 - 4: Output latency is measured without using decimation filter and digital down-converter options.
 - 5: The time delay can be adjusted with the DCLK_PHDLY_DLL<2:0> setting.




FIGURE 2-1: Timing Diagram – CMOS Output.




FIGURE 2-2: Timing Diagram – LVDS Output with Even Bit First.

TABLE 2-3: SPI SERIAL INTERFACE TIMING SPECIFICATIONS

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to +85°C, $AV_{DD18} = DV_{DD18} = 1.8V$, $AV_{DD12} = DV_{DD12} = 1.2V$, GND = 0V, $SENSE = AV_{DD12}$, Differential analog input $(A_{\text{IN}}) = -1$ dBFS sine wave, $f_{\text{IN}} = 70$ MHz, Clock input = 200 MHz, $f_S = 200$ Msps (ADC core), PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, LVDS = 100Ω termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value. All timings are measured at 50%.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions			
Serial Clock Frequency, f _{SCK} = 50 MHz									
CS Setup Time	t _{CSS}	10	_	_	ns				
CS Hold Time	t _{CSH}	20		_	ns				
CS Disable Time	t_{CSD}	20	_	_	ns				
Data Setup Time	t _{SU}	2		_	ns				
Data Hold Time	t_{HD}	4	_	_	ns				
Serial Clock High Time	t _{HI}	8	_	_	ns				
Serial Clock Low Time	t_{LO}	8	_	_	ns	Note 1			
Serial Clock Delay Time	t_{CLD}	20	_	_	ns				
Serial Clock Enable Time	t_{CLE}	20			ns				
Output Valid from SCK Low	t_{DO}	_		20	ns				
Output Disable Time	t _{DIS}	_	_	10	ns	Note 1			

Note 1: This parameter is ensured by design, but not 100% tested in production.




FIGURE 2-3: SPI Serial Input Timing Diagram.




FIGURE 2-4: SPI Serial Output Timing Diagram.




FIGURE 2-5: POR-Related Events: Register Initialization and Power-Up Calibration.




FIGURE 2-6: RESET Pin Timing Diagram.

TABLE 2-4: TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, all parameters apply for T_A = -40°C to +85°C, AV_{DD18} = DV_{DD18} = 1.8V, AV_{DD12} = DV_{DD12} = 1.2V, GND = 0V, SENSE = AV_{DD12} , Differential analog input (A_{IN}) = -1 dBFS sine wave, f_{IN} = 70 MHz, Clock input = 200 MHz, f_S = 200 Msps, PLL and decimation filters are disabled, Output load: CMOS data pin = 10 pF, LVDS = 100Ω termination, LVDS driver current setting = 3.5 mA, +25°C is applied for typical value.

	Sym.	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges ⁽¹⁾							
Operating Tempera	ature Range	T _A	-40	_	+85	°C	
Thermal Package Resistances ⁽²⁾							
121L Ball-TFBGA (8 mm x 8 mm)	Junction-to-Ambient Thermal Resistance	θ_{JA}	_	40.2	_	°C/W	
	Junction-to-Case Thermal Resistance	θ_{JC}	_	8.4	_	°C/W	
124L VTLA	Junction-to-Ambient Thermal Resistance	θ_{JA}	_	21		°C/W	
(9 mm x 9 mm)	Junction-to-Case (top) Thermal Resistance	θ_{JC}	_	8.7	_	°C/W	

Note 1: Maximum allowed power dissipation $(P_{DMAX}) = (T_{JMAX} - T_A)/\theta_{JA}$.

2: This parameter value is achieved by package simulations.

NOTES:			

3.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $AV_{DD18} = DV_{DD18} = 1.8V$, $AV_{DD12} = DV_{DD12} = 1.2V$, GND = 0V, SENSE = AV_{DD12} , Differential Analog Input (A_{IN}) = sine wave with amplitude of -1 dBFS, $f_{\text{IN}} = 70$ MHz, Clock Input = 200 MHz, $f_{\text{S}} = 200$ Msps, PLL and decimation filters are disabled, DIG_GAIN<7:0> = 0011-1000.




FIGURE 3-1: FFT for 14.9 MHz Input Signal: $f_S = 200$ Msps, $A_{IN} = -1$ dBFS.




FIGURE 3-2: FFT for 69.9 MHz Input Signal: $f_S = 200$ Msps, $A_{IN} = -1$ dBFS.




FIGURE 3-3: FFT for 151 MHz Input Signal: $f_S = 200$ Msps, $A_{IN} = -1$ dBFS.




FIGURE 3-4: FFT for 14.9 MHz Input Signal: $f_S = 200$ Msps, $A_{IN} = -4$ dBFS.




FIGURE 3-5: FFT for 69.9 MHz Input Signal: $f_S = 200$ Msps, $A_{IN} = -4$ dBFS.




FIGURE 3-6: FFT for 151 MHz Input Signal: $f_S = 200$ Msps, $A_{IN} = -4$ dBFS.