

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# 7/8-Bit Quad I<sup>2</sup>C Digital POT with Nonvolatile Memory


#### **Features**

- · Quad Resistor Network
- · Potentiometer or Rheostat configuration options
- · Resistor Network Resolution
  - 7-bit: 128 Resistors (129 Taps)
  - 8-bit: 256 Resistors (257 Taps)
- R<sub>AB</sub> Resistances options of:
  - 5 kΩ
  - 10 kΩ
  - 50 kO
  - 100 kO
- · Zero Scale to Full Scale Wiper operation
- Low Wiper Resistance: 75 Ω (typical)
- · Low Tempco:
  - Absolute (Rheostat): 50 ppm typical (0°C to 70°C)
  - Ratiometric (Potentiometer): 15 ppm typical
- · Nonvolatile Memory
  - Automatic Recall of Saved Wiper Setting
  - WiperLock™ Technology
  - 5 General Purpose Memory Locations
- I<sup>2</sup>C Serial Interface
  - 100 kHz, 400 kHz, and 3.4 MHz support
- · Serial protocol allows:
  - High-Speed Read/Write to wiper
  - Read/Write to EEPROM
  - Write Protect to be enabled/disable
  - WiperLock to be enabled/disabled
- Resistor Network Terminal Disconnect Feature via Terminal Control (TCON) Register
- · Reset input pin
- · Write Protect Feature:
  - Hardware Write Protect (WP) Control pin
  - Software Write Protect (WP) Configuration bit
- Brown-out reset protection (1.5V typical)
- Serial Interface Inactive current (2.5 uA typical)
- · High-Voltage Tolerant Digital Inputs: Up to 12.5V
- · Supports Split Rail Applications
- Internal weak pull-up on all digital inputs (except SCL and SDA)
- · Wide Operating Voltage:
  - 2.7V to 5.5V Device Characteristics Specified
  - 1.8V to 5.5V Device Operation
- · Wide Bandwidth (-3 dB) Operation:
  - 2 MHz (typical) for 5.0 kΩ device
- Extended temperature range (-40°C to +125°C)
- Package Types: 4x4 QFN-20, TSSOP-20 and TSSOP-14

#### Package Types (Top View)



#### **Device Block Diagram**



#### **Device Features**

	Ts		-	у	ock logy	oer g	Resistance (typic	cal)	SC	v	
Device	# of POTs	Wiper Configuration	Control	Memory Type	WiperLock Technology	POR Wiper Setting	R <sub>AB</sub> Options (kΩ)	Wiper - $R_W$ ( $\Omega$ )	# of Taps	V <sub>DD</sub> Operating Range <sup>(2)</sup>	
MCP4431 <sup>(3)</sup>	4	Potentiometer (1)	I <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V	
MCP4432 <sup>(3)</sup>	4	Rheostat	I <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V	
MCP4441	4	Potentiometer (1)	I <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V	
MCP4442	4	Rheostat	I <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V	
MCP4451 <sup>(3)</sup>	4	Potentiometer <sup>(1)</sup>	I <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V	
MCP4452 <sup>(3)</sup>	4	Rheostat	I <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V	
MCP4461	4	Potentiometer <sup>(1)</sup>	I <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V	
MCP4462	4	Rheostat	I <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V	

- Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).
  - 2: Analog characteristics only tested from 2.7V to 5.5V unless otherwise noted.
  - 3: Please check Microchip web site for device release and availability.

# 1.0 ELECTRICAL CHARACTERISTICS

#### **Absolute Maximum Ratings †**

$ \begin{array}{llllllllllllllllllllllllllllllllllll$
$(V_1 < 0, V_1 > V_{DD}, V_1 > V_{PP} \text{ on HV pins})$ ±20 mA
Output clamp current, I <sub>OK</sub>
$(V_O < 0 \text{ or } V_O > V_{DD})$ ±20 mA
Maximum output current sunk by any Output pin
25 mA
Maximum output current sourced by any Output pin ed
25 mA
Maximum current out of V <sub>SS</sub> pin100 mA
Maximum current into V <sub>DD</sub> pin100 mA
Maximum current into PxA, PxW & PxB pins±2.5 mA
Storage temperature65°C to +150°C
Ambient temperature with power applied
-40°C to +125°C
Package power dissipation ( $T_A = +50$ °C, $T_J = +150$ °C)
TSSOP-141000 mW
TSSOP-201110 mW
QFN-20 (4x4)2320 mW
Soldering temperature of leads (10 seconds)+300°C ESD protection on all pins $\geq$ 4 kV (HBM),
≥ 300V (MM)
Maximum Junction Temperature (T <sub>J</sub> )+150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **AC/DC CHARACTERISTICS**

DC Characteristics	3	Operating All parame V <sub>DD</sub> = +2.	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$ (extended) All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, $T_{\text{A}}$ = +25°C.								
Parameters	Sym	Min	Тур	Max	Units		Conditions				
Supply Voltage	$V_{DD}$	2.7	_	5.5	V						
		1.8	_	2.7	V	-	nterface only.				
HVC/A0, SDA, SCL, A1, WP,	$V_{HV}$	V <sub>SS</sub>	_	12.5V	V	V <sub>DD</sub> ≥ 4.5V	The HVC/A0 pin will be at one of three input levels				
RESET pin Voltage Range		V <sub>SS</sub>	_	V <sub>DD</sub> + 8.0V	V	V <sub>DD</sub> < 4.5V	(V <sub>IL</sub> , V <sub>IH</sub> or V <sub>IHH</sub> ). ( <b>Note 6</b> )				
V <sub>DD</sub> Start Voltage to ensure Wiper Reset	$V_{BOR}$	_	_	1.65	V	RAM re	tention voltage (V <sub>RAM</sub> ) < V <sub>BOR</sub>				
V <sub>DD</sub> Rise Rate to ensure Power-on Reset	$V_{DDRR}$		(Note 9)		V/ms						
Delay after device exits the reset state (V <sub>DD</sub> > V <sub>BOR</sub> )	T <sub>BORD</sub>	_	10	20	μs						
Supply Current (Note 10)	I <sub>DD</sub>	-	_	600	μA	HVC/A0 Write al	nterface Active, 0 = V <sub>IH</sub> (or V <sub>IL</sub> ) ( <b>Note 11</b> ) 1 0's to volatile Wiper 0 5.5V, F <sub>SCL</sub> @ 3.4 MHz				
		_	_	250	μA	HVC/A0 Write al	nterface Active, 0 = V <sub>IH</sub> (or V <sub>IL</sub> ) ( <b>Note 11</b> ) 1 0's to volatile Wiper 0 5.5V, F <sub>SCL</sub> @ 100 kHz				
		_	_	575	μА	(Nonvol V <sub>DD</sub> = 5 Write al	e Current (Write Cycle) latile device only), 5.5V, F <sub>SCL</sub> = 400 kHz, 1 0's to Nonvolatile Wiper 0 V <sub>IL</sub> or V <sub>IH</sub>				
		_	2.5	5	μA	(Stop co	nterface Inactive, condition, SCL = SDA = V <sub>IH</sub> ), c 0 c.5V, HVC/A0 = V <sub>IH</sub>				

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP44X1 only.
  - 4: MCP44X2 only, includes V<sub>WZSE</sub> and V<sub>WFSE</sub>.
  - **5:** Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - 6: This specification by design.
  - **7:** Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
  - 9: POR/BOR is not rate dependent.
  - **10:** Supply current is independent of current through the resistor network.
  - 11: When HVC/A0 =  $V_{IHH}$ , the  $I_{DD}$  current is less due to current into the HVC/A0 pin. See  $I_{PU}$  specification.

		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (extended)								
DC Characteristic	s	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, $T_A$ = +25°C.								
Parameters	Sym	Min	Тур	Max	Units		Conditions			
Resistance	R <sub>AB</sub>	4.0	5	6.0	kΩ	-502 de	vices (Note 1)			
(± 20%)		8.0	10	12.0	kΩ	-103 de	vices (Note 1)			
		40.0	50	60.0	kΩ	-503 de	vices (Note 1)			
		80.0	100	120.0	kΩ	-104 de	vices (Note 1)			
Resolution	N		257		Taps	8-bit	No Missing Codes			
			129		Taps	7-bit	No Missing Codes			
Step Resistance	R <sub>S</sub>	_	R <sub>AB</sub> / (256)	_	Ω	8-bit	Note 6			
		_	R <sub>AB</sub> / (128)	_	Ω	7-bit	Note 6			
Nominal	(  R <sub>ABWC</sub> -	_	0.2	1.50	%	5 kΩ	MCP44X1 devices only			
Resistance Match	R <sub>ABMEAN</sub>  ) /	_	0.2	1.25	%	10 kΩ				
	R <sub>ABMEAN</sub>	_	0.2	1.0	%	50 kΩ				
		_	0.2	1.0	%	100 kΩ				
	(  R <sub>BWWC</sub> -	_	0.25	1.75	%	$5~\mathrm{k}\Omega$	Code = Full Scale			
	R <sub>BWMEAN</sub>  ) /	_	0.25	1.50	%	10 kΩ				
	R <sub>BWMEAN</sub>	_	0.25	1.25	%	50 kΩ				
		_	0.25	1.25	%	100 kΩ				
Wiper Resistance	$R_W$	_	75	160	Ω		5.5 V, I <sub>W</sub> = 2.0 mA, code = 00h			
(Note 3, Note 4)		_	75	300	Ω		2.7 V, I <sub>W</sub> = 2.0 mA, code = 00h			
Nominal	$\Delta R_{AB}/\Delta T$	_	50	_	ppm/°C		0°C to +70°C			
Resistance		_	100	_	ppm/°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				
Tempco		_	150	_	ppm/°C	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$				
Ratiometeric Tempco	ΔV <sub>WB</sub> /ΔT		15		ppm/°C		Midscale (80h or 40h)			
Resistance Tracking	ΔR <sub>TRACK</sub>	S	ection 2.0		ppm/°C		oical Performance Curves			

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP44X1 only.
  - 4: MCP44X2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - 6: This specification by design.
  - 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
  - **9:** POR/BOR is not rate dependent.
  - **10:** Supply current is independent of current through the resistor network.
  - 11: When HVC/A0 =  $V_{IHH}$ , the  $I_{DD}$  current is less due to current into the HVC/A0 pin. See  $I_{PU}$  specification.

	Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (extended)										
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, $T_A$ = +25°C.									
Parameters	Sym	Min	Тур	Max	Units	Con	ditions				
Resistor Terminal Input Voltage Range (Terminals A, B and W)	$V_{A,}V_{W,}V_{B}$	Vss	_	V <sub>DD</sub>	V	Note 5, Note 6					
Maximum current through A, W or B	I <sub>W</sub>	_	_	2.5	mA	Terminal A I <sub>AW</sub> , W = Full Scale (Fa					
(Note 6)		_	_	2.5	mA	Terminal B	I <sub>BW</sub> , W = Zero Scale (ZS)				
		_	_	2.5	mA	Terminal W	$I_{AW}$ (W = FS) or $I_{BW}$ (W = ZS)				
Maximum R <sub>AB</sub>	I <sub>AB</sub>	_	_	1.38	mA	$V_B = 0V, V_A = 5.5V$	$I/R_{AB(MIN)} = 4000\Omega$				
current (I <sub>AB</sub> )		_	_	0.688	mA	$V_B = 0V, V_A = 5.5V$	$V_{\rm AB(MIN)} = 8000\Omega$				
(Note 6)		_		0.138	mA	$V_B = 0V, V_A = 5.5V$	$I/R_{AB(MIN)} = 40000\Omega$				
		_	_	0.069	mA	$V_B = 0V, V_A = 5.5V$	$I/R_{AB(MIN)} = 80000\Omega$				
Leakage current	$I_{WL}$	_	100	_	nA	MCP44X1 PxA = I	$PxW = PxB = V_{SS}$				
into A, W or B		_	100	_	nA	MCP44X2 PxB = I	$PxW = V_{SS}$				
		_	100	_	nA	Terminals Disconnected (R0A = R0W = R0B = 0; R1A = R1W = R1B = 0; R2A = R2W = R2B = 0; R3A = R3W = R3B = 0)					

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP44X1 only.
  - 4: MCP44X2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - **6:** This specification by design.
  - 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
  - 9: POR/BOR is not rate dependent.
  - **10:** Supply current is independent of current through the resistor network.
  - 11: When HVC/A0 = V<sub>IHH</sub>, the I<sub>DD</sub> current is less due to current into the HVC/A0 pin. See I<sub>PU</sub> specification.

			Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (extended)								
DC Characteristics	S	$V_{DD} = +2.7$	7V to 5.5V	⁄, 5 kΩ, 10	kΩ, 50 kΩ	d operating ranges unless noted. 2, 100 kΩ devices. or $V_{DD}$ = 5.5V, $T_A$ = +25°C.					
Doromotoro	Conditions										

		. , p.oui op		o roproco		טט י	0.0 V, 1 <sub>A</sub>	- 20 0.
Parameters	Sym	Min	Тур	Max	Units		Con	ditions
Full Scale Error	$V_{WFSE}$	-6.0	-0.1	_	LSb	5 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$
(MCP44X1 only)		-4.0	-0.1	_	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$
(8-bit code = 100h,		-3.5	-0.1	_	LSb	10 kΩ	8-bit	$3.0V \leq V_{DD} \leq 5.5V$
7-bit code = 80h)		-2.0	-0.1	1	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$
		-0.8	-0.1		LSb	50 kΩ	8-bit	$3.0V \leq V_{DD} \leq 5.5V$
		-0.5	-0.1	_	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$
		-0.5	-0.1		LSb	100 kΩ	8-bit	$3.0V \leq V_{DD} \leq 5.5V$
		-0.5	-0.1	1	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$
Zero Scale Error	$V_{WZSE}$	_	+0.1	+6.0	LSb	5 kΩ	8-bit	$3.0V \leq V_{DD} \leq 5.5V$
(MCP44X1 only)		_	+0.1	+3.0	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$
(8-bit code = 00h, 7-bit code = 00h)		_	+0.1	+3.5	LSb	10 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$
7-bit code – boli)		_	+0.1	+2.0	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$
		_	+0.1	+0.8	LSb	50 kΩ	8-bit	$3.0V \leq V_{DD} \leq 5.5V$
		_	+0.1	+0.5	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$
		_	+0.1	+0.5	LSb	100 kΩ	8-bit	$3.0V \leq V_{DD} \leq 5.5V$
		_	+0.1	+0.5	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$
Potentiometer	INL	-1	±0.5	+1	LSb	8-bit	$3.0V \leq V_D$	
Integral Non-linearity		-0.5	±0.25	+0.5	LSb	7-bit	MCP44X1 (Note 2)	devices only
Potentiometer	DNL	-0.5	±0.25	+0.5	LSb	8-bit	$3.0V \leq V_{D}$	
Differential Non- linearity		-0.25	±0.125	+0.25	LSb	7-bit	MCP44X1 (Note 2)	devices only
Bandwidth -3 dB	BW	_	2		MHz	5 kΩ	8-bit	Code = 80h
(See Figure 2-72,		_	2	_	MHz		7-bit	Code = 40h
load = 30 pF)			1		MHz	10 kΩ	8-bit	Code = 80h
			1		MHz		7-bit	Code = 40h
		_	200	_	kHz	50 kΩ	8-bit	Code = 80h
			200		kHz		7-bit	Code = 40h
		_	100		kHz	100 kΩ	8-bit	Code = 80h
			100	_	kHz		7-bit	Code = 40h

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP44X1 only.
  - 4: MCP44X2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - **5:** Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - **6:** This specification by design.
  - 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
  - 9: POR/BOR is not rate dependent.
  - **10:** Supply current is independent of current through the resistor network.
  - 11: When HVC/A0 =  $V_{IHH}$ , the  $I_{DD}$  current is less due to current into the HVC/A0 pin. See  $I_{PU}$  specification.

		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (extended)									
DC Characteristics	•	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, $T_A$ = +25°C.									
Parameters	Sym	Min	Тур	Max	Units		Cor	nditions			
Rheostat Integral Non-linearity MCP44X1	R-INL	-1.5 -8.25	±0.5 +4.5	+1.5 +8.25	LSb LSb	5 kΩ	8-bit	5.5V, I <sub>W</sub> = 900 μA 3.0V, I <sub>W</sub> = 480 μA ( <b>Note 7</b> )			
(Note 4, Note 8) MCP44X2 devices only (Note 4)		-1.125 -6.0	±0.5 +4.5	+1.125 +6.0	LSb LSb	1	7-bit	5.5V, I <sub>W</sub> = 900 μA 3.0V, I <sub>W</sub> = 480 μA ( <b>Note 7</b> )			
		-1.5 -5.5	±0.5 +2.5	+1.5 +5.5	LSb LSb	10 kΩ	8-bit	5.5V, I <sub>W</sub> = 450 μA 3.0V, I <sub>W</sub> = 240 μA ( <b>Note 7</b> )			
		-1.125 -4.0	±0.5 +2.5	+1.125 +4.0	LSb LSb		7-bit	5.5V, I <sub>W</sub> = 450 μA 3.0V, I <sub>W</sub> = 240 μA ( <b>Note 7</b> )			
		-1.5 -2.0	±0.5 +1	+1.5 +2.0	LSb LSb	50 kΩ	8-bit	5.5V, I <sub>W</sub> = 90 μA 3.0V, I <sub>W</sub> = 48 μA ( <b>Note 7</b> )			
		-1.125 -1.5	±0.5 +1	+1.125 +1.5	LSb LSb		7-bit	5.5V, I <sub>W</sub> = 90 μA 3.0V, I <sub>W</sub> = 48 μA ( <b>Note 7</b> )			
		-1.0 -1.5	±0.5 +0.25	+1.0 +1.5	LSb LSb	100 kΩ	8-bit	5.5V, I <sub>W</sub> = 45 μA 3.0V, I <sub>W</sub> = 24 μA ( <b>Note 7</b> )			
		-0.8 -1.125	±0.5 +0.25	+0.8	LSb LSb	-	7-bit	5.5V, I <sub>W</sub> = 45 μA 3.0V, I <sub>W</sub> = 24 μA ( <b>Note 7</b> )			

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP44X1 only.
  - 4: MCP44X2 only, includes V<sub>WZSE</sub> and V<sub>WFSE</sub>.
  - **5:** Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - 6: This specification by design.
  - 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
  - 9: POR/BOR is not rate dependent.
  - **10:** Supply current is independent of current through the resistor network.
  - 11: When HVC/A0 =  $V_{IHH}$ , the  $I_{DD}$  current is less due to current into the HVC/A0 pin. See  $I_{PU}$  specification.

		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (extended)									
DC Characteristics	S	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, $T_A$ = +25°C.									
Parameters	Sym	Min	Тур	Max	Units		Con	ditions			
Rheostat Differential Non- linearity	R-DNL	-0.5 -1.0	±0.25 +0.5	+0.5 +1.0	LSb LSb	5 kΩ	8-bit	5.5V, I <sub>W</sub> = 900 μA 3.0V, I <sub>W</sub> = 480 μA			
MCP44X1		-0.375	±0.25	+0.375	LSb		7-bit	(Note 7) 5.5V, I <sub>W</sub> = 900 μA			
(Note 4, Note 8) MCP44X2 devices only		-0.75	+0.5	+0.75	LSb	-		3.0V, I <sub>W</sub> = 480 μA ( <b>Note 7</b> )			
(Note 4)		-0.5	±0.25	+0.5	LSb	10 kΩ	8-bit	5.5V, I <sub>W</sub> = 450 μA			
,		-1.0	+0.25	+1.0	LSb			3.0V, I <sub>W</sub> = 240 μA ( <b>Note 7</b> )			
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I <sub>W</sub> = 450 μA			
		-0.75	+0.5	+0.75	LSb			3.0V, I <sub>W</sub> = 240 μA ( <b>Note 7</b> )			
		-0.5	±0.25	+0.5	LSb	50 kΩ	8-bit	5.5V, I <sub>W</sub> = 90 μA			
		-0.5	±0.25	+0.5	LSb			3.0V, I <sub>W</sub> = 48 μA ( <b>Note 7</b> )			
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I <sub>W</sub> = 90 μA			
		-0.375	±0.25	+0.375	LSb			3.0V, I <sub>W</sub> = 48 μA ( <b>Note 7</b> )			
		-0.5	±0.25	+0.5	LSb	100 kΩ	8-bit	5.5V, I <sub>W</sub> = 45 μA			
		-0.5	±0.25	+0.5	LSb			3.0V, I <sub>W</sub> = 24 μA ( <b>Note 7</b> )			
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, $I_W = 45 \mu A$			
		-0.375	±0.25	+0.375	LSb			3.0V, I <sub>W</sub> = 24 μA ( <b>Note 7</b> )			
Capacitance (P <sub>A</sub> )	C <sub>AW</sub>	_	75	_	pF	-		Full Scale			
Capacitance (P <sub>w</sub> )	C <sub>W</sub>	_	120	_	pF		f =1 MHz, Code = Full Scale				
Capacitance (P <sub>B</sub> )	$C_{BW}$	_	75	_	pF	f =1 MH	z, Code =	Full Scale			

- **Note 1:** Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP44X1 only.
  - 4: MCP44X2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - **5:** Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - 6: This specification by design.
  - **7:** Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
  - 9: POR/BOR is not rate dependent.
  - **10:** Supply current is independent of current through the resistor network.
  - 11: When HVC/A0 =  $V_{IHH}$ , the  $I_{DD}$  current is less due to current into the HVC/A0 pin. See  $I_{PU}$  specification.

		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (extended)							
DC Characteristics	S	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, $T_A$ = +25°C.							
Parameters	Min	Тур	Max	Units	Conditions				

Parameters	Sym	Min	Тур	Max	Units		Con	ditions	
Digital Inputs/Outp	uts (HVC/A0,	A1, SDA, S	CL, WP, I	RESET)					
Schmitt Trigger High Input Threshold	V <sub>IH</sub>	0.45 V <sub>DD</sub>	_	_	V	All Inputs except	2.7V ≤ V <sub>C</sub> (Allows 2. 5V Analog	7V Digital V <sub>DD</sub> with	
		0.5 V <sub>DD</sub>		_	V	SDA and SCL	1.8V ≤ V <sub>□</sub>	$_{DD} \leq 2.7V$	
		0.7 V <sub>DD</sub>	_	$V_{MAX}$	V	SDA	100 kHz		
		0.7 V <sub>DD</sub>		$V_{MAX}$	V	SDA and	400 kHz		
		0.7 V <sub>DD</sub>	_	$V_{MAX}$	V	SCL	1.7 MHz		
		0.7 V <sub>DD</sub>	_	$V_{MAX}$	V		3.4 Mhz		
Schmitt Trigger	$V_{IL}$		_	0.2V <sub>DD</sub>	V	All inpu		DA and SCL	
Low Input Threshold		-0.5	_	0.3V <sub>DD</sub>	V	SDA	100 kHz		
Tillesilolu		-0.5	_	0.3V <sub>DD</sub>	V	and	400 kHz		
		-0.5	_	0.3V <sub>DD</sub>	V	SCL	1.7 MHz		
		-0.5	_	0.3V <sub>DD</sub>	V		3.4 Mhz		
Hysteresis of	$V_{HYS}$	_	0.1V <sub>DD</sub>	_	V	All inpu	ts except S	DA and SCL	
Schmitt Trigger Inputs		N.A.		_	V		100 kHz	V <sub>DD</sub> < 2.0V	
Inputs		N.A.	_	_	V	SDA		$V_{DD} \ge 2.0V$	
		0.1 V <sub>DD</sub>		_	V	and	400 kHz	V <sub>DD</sub> < 2.0V	
		$0.05~\mathrm{V}_\mathrm{DD}$	_	_	V	SCL		$V_{DD} \ge 2.0V$	
		0.1 V <sub>DD</sub>	_	_	V		1.7 MHz		
		0.1 V <sub>DD</sub>	_	_	V		3.4 Mhz		
High Voltage Input Entry Voltage	V <sub>IHHEN</sub>	9.0	_	12.5 (Note 6)	V	Thresho	old for Wipe	erLock Technology	
High Voltage Input Exit Voltage	$V_{\text{IHHEX}}$	_	_	V <sub>DD</sub> + 0.8V (Note 6)	V				
High Voltage Limit	$V_{MAX}$	_	_	12.5 (Note 6)	V	Pin can tolerate V <sub>MAX</sub> or less.			
Output Low	$V_{OL}$	$V_{SS}$	_	0.2V <sub>DD</sub>	V		2.0V, I <sub>OL</sub> =		
Voltage (SDA)		$V_{SS}$		0.4	>	V <sub>DD</sub> ≥ 2	.0V, I <sub>OL</sub> = 3	3 mA	

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP44X1 only.
  - 4: MCP44X2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - **5:** Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - 6: This specification by design.
  - 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
  - 9: POR/BOR is not rate dependent.
  - **10:** Supply current is independent of current through the resistor network.
  - 11: When HVC/A0 =  $V_{IHH}$ , the  $I_{DD}$  current is less due to current into the HVC/A0 pin. See  $I_{PU}$  specification.

		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (extended)									
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, $T_A$ = +25°C.									
Parameters	Sym	Min	Тур	Max	Units		Conditions				
Weak Pull-up Current	I <sub>PU</sub>	$V_{DD} = 5.5V, V_{HVC} = 12.5V$			I V <sub>DD</sub> pull-up, V <sub>IHH</sub> pull-down, 5.5V, V <sub>HVC</sub> = 12.5V						
		_	170	_	μA	HVC pi	in, V <sub>DD</sub> = 5.5V, V <sub>HVC</sub> = 3V				
HVC Pull-up / Pull-down Resistance	R <sub>HVC</sub>	_	16	_	kΩ		in, V <sub>DD</sub> = 5.5V, V <sub>HVC</sub> = 3V 5.5V, V <sub>HVC</sub> = 3V				
RESET Pull-up Resistance	R <sub>RESET</sub>	_	16	-	kΩ		5.5V, V <sub>RESET</sub> = 0V				
Input Leakage Current	I <sub>IL</sub>	-1	_	1	μA	$V_{IN} = V_{DD}$ (all pins) and $V_{IN} = V_{SS}$ (all pins except RESET)					
Pin Capacitance	C <sub>IN</sub> , C <sub>OUT</sub>	_	10	— pF f <sub>C</sub> = 20 MHz			MHz				
RAM (Wiper, TCO)	N) Value				•						
Value Range	N	0h	_	1FFh	hex	8-bit de	evice				
		0h	_	1FFh	hex	7-bit de	evice				
TCON POR/BOR Setting			1FF		hex	All Tern	ninals connected				
EEPROM		•				•					
Endurance	E <sub>ndurance</sub>	_	1M	_	Cycles						
EEPROM Range	N	0h	_	1FFh	hex						
Initial NV Wiper	N		080h		hex	8-bit	WiperLock Technology = Off				
POR/BOR Setting			040h		hex	7-bit	WiperLock Technology = Off				
Initial EEPROM POR/BOR Setting	N		000h		hex						
EEPROM Programming Write Cycle Time	t <sub>WC</sub>	_	3	10	ms						
Power Requirement	nts										
Power Supply Sensitivity	PSS			V <sub>DD</sub> = 2.7V to 5.5V, V <sub>A</sub> = 2.7V, Code = 80h							
(MCP44X1)		_	0.0015	0.0035	%/%	7-bit	$V_{DD} = 2.7V \text{ to } 5.5V,$ $V_{A} = 2.7V, \text{ Code} = 40h$				

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP44X1 only.
  - 4: MCP44X2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - **6:** This specification by design.
  - **7:** Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
  - **9:** POR/BOR is not rate dependent.
  - **10:** Supply current is independent of current through the resistor network.
  - 11: When HVC/A0 =  $V_{IHH}$ , the  $I_{DD}$  current is less due to current into the HVC/A0 pin. See  $I_{PU}$  specification.

# 1.1 I<sup>2</sup>C Mode Timing Waveforms and Requirements





FIGURE 1-1: RESET Waveforms.

TABLE 1-1: RESET TIMING

Timing Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C}$ (extended) All parameters apply across the specified operating ranges unless noted. $V_{\text{DD}}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{\text{DD}}$ = 5.5V, $T_{\text{A}}$ = +25°C.						
Parameters	Sym	Min	Тур	Max	Units	Conditions		
RESET pulse width	t <sub>RST</sub>	50	_	_	ns			
RESET rising edge normal mode (Wiper driving and I <sup>2</sup> C interface operational)	t <sub>RSTD</sub>	_	_	20	ns			



**FIGURE 1-2:** I<sup>2</sup>C Bus Start/Stop Bits Timing Waveforms.

TABLE 1-2: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

I <sup>2</sup> C AC (	Characteri	stics	Standard Operating Conditions (unless otherwise specified)  Operating Temperature −40°C ≤ TA ≤ +125°C (Extended)  Operating Voltage VDD range is described in AC/DC characteristics						
Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions		
	F <sub>SCL</sub>		Standard Mode	0	100	kHz	C <sub>b</sub> = 400 pF, 1.8V - 5.5V		
			Fast Mode	0	400	kHz	$C_b = 400 \text{ pF}, 2.7\text{V} - 5.5\text{V}$		
			High-Speed 1.7	0	1.7	MHz	C <sub>b</sub> = 400 pF, 4.5V - 5.5V		
			High-Speed 3.4	0	3.4	MHz	C <sub>b</sub> = 100 pF, 4.5V - 5.5V		
D102	Cb	Bus capacitive	100 kHz mode		400	pF			
		loading	400 kHz mode		400	pF			
			1.7 MHz mode		400	pF			
			3.4 MHz mode		100	pF			
90	Tsu:sta	START condition	100 kHz mode	4700	_	ns	Only relevant for repeated		
		Setup time	400 kHz mode	600	_	ns	START condition		
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	_	ns			
91	THD:STA	START condition	100 kHz mode	4000	_	ns	After this period the first		
		Hold time	400 kHz mode	600	_	ns	clock pulse is generated		
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	_	ns			
92	Tsu:sto	STOP condition	100 kHz mode	4000	_	ns			
		Setup time	400 kHz mode	600	_	ns			
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	_	ns			
93	THD:STO	STOP condition	100 kHz mode	4000	_	ns			
		Hold time	400 kHz mode	600	_	ns			
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	_	ns			
94	T <sub>HVCSU</sub>	HVC to SCL Setup tin	ne	25	_	uS	High Voltage Commands		
95	T <sub>HVCHD</sub>	SCL to HVC Hold time	e	25		uS	High Voltage Commands		




FIGURE 1-3: I<sup>2</sup>C Bus Data Timing.

TABLE 1-3: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE)

I <sup>2</sup> C AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage $V_{DD}$ range is described in $AC/DC$ characteristics				
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions
100	THIGH	Clock high time	100 kHz mode	4000	_	ns	1.8V-5.5V
			400 kHz mode	600	_	ns	2.7V-5.5V
			1.7 MHz mode	120		ns	4.5V-5.5V
			3.4 MHz mode	60	_	ns	4.5V-5.5V
101	TLOW	Clock low time	100 kHz mode	4700	_	ns	1.8V-5.5V
			400 kHz mode	1300	_	ns	2.7V-5.5V
			1.7 MHz mode	320		ns	4.5V-5.5V
			3.4 MHz mode	160	_	ns	4.5V-5.5V

- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
  - 2: A fast-mode (400 kHz)  $I^2$ C-bus device can be used in a standard-mode (100 kHz)  $I^2$ C-bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line
    - $T_R$  max.+ $t_{SU;DAT}$  = 1000 + 250 = 1250 ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.
  - 3: The MCP44X1/MCP44X2 device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
  - 4: Use Cb in pF for the calculations.
  - 5: Not Tested.
  - **6:** A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
  - 7: Ensured by the T<sub>AA</sub> 3.4 MHz specification test.

TABLE 1-3: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

I <sup>2</sup> C AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage $V_{DD}$ range is described in AC/DC characteristics					
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions	
102A <sup>(5)</sup>	T <sub>RSCL</sub>	SCL rise time	100 kHz mode	_	1000	ns	Cb is specified to be from	
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF maxi-	
			1.7 MHz mode	20	80	ns	mum for 3.4 MHz mode)	
			1.7 MHz mode	20	160	ns	After a Repeated Start condition or an Acknowledge bit	
			3.4 MHz mode	10	40	ns		
			3.4 MHz mode	10	80	ns	After a Repeated Start condition or an Acknowledge bit	
102B <sup>(5)</sup>	$T_{RSDA}$	SDA rise time	100 kHz mode	_	1000	ns	Cb is specified to be from	
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max	
			1.7 MHz mode	20	160	ns	for 3.4 MHz mode)	
			3.4 MHz mode	10	80	ns		
103A <sup>(5)</sup>	$T_{FSCL}$	SCL fall time	100 kHz mode	_	300	ns	Cb is specified to be from	
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max for 3.4 MHz mode)	
			1.7 MHz mode	20	80	ns		
			3.4 MHz mode	10	40	ns		
103B <sup>(5)</sup>	$T_{FSDA}$	SDA fall time	100 kHz mode	_	300	ns	Cb is specified to be from	
			400 kHz mode	20 + 0.1Cb (4)	300	ns	10 to 400 pF (100 pF max	
		1.7 MHz mode	20	160	ns	for 3.4 MHz mode)		
			3.4 MHz mode	10	80	ns		
106	$T_{HD:DAT}$	Data input hold time	100 kHz mode	0	_	ns	1.8V-5.5V, <b>Note 6</b>	
			400 kHz mode	0	_	ns	2.7V-5.5V, <b>Note 6</b>	
			1.7 MHz mode	0	_	ns	4.5V-5.5V, <b>Note 6</b>	
			3.4 MHz mode	0	_	ns	4.5V-5.5V, <b>Note 6</b>	

- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
  - 2: A fast-mode (400 kHz)  $I^2$ C-bus device can be used in a standard-mode (100 kHz)  $I^2$ C-bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line
    - $T_R$  max.+ $t_{SU;DAT}$  = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.
  - 3: The MCP44X1/MCP44X2 device must provide a data hold time to bridge the undefined part between  $V_{IH}$  and  $V_{IL}$  of the falling edge of the SCL signal. This specification is not a part of the  $I^2C$  specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
  - **4:** Use Cb in pF for the calculations.
  - 5: Not Tested.
  - 6: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
  - 7: Ensured by the T<sub>AA</sub> 3.4 MHz specification test.

#### TABLE 1-3: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

I <sup>2</sup> C AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage $V_{DD}$ range is described in AC/DC characteristics						
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions		
107	T <sub>SU:DAT</sub>	Data input setup	100 kHz mode	250	_	ns	Note 2		
		time	400 kHz mode	100	_	ns			
			1.7 MHz mode	10	_	ns			
			3.4 MHz mode	10	_	ns			
109	T <sub>AA</sub>	Output valid	100 kHz mode		3450	ns	Note 1		
	from clock	from clock	400 kHz mode		900	ns			
			1.7 MHz mode	_	150	ns	Cb = 100 pF, Note 1, Note 7		
				_	310	ns	Cb = 400 pF, Note 1, Note 5		
			3.4 MHz mode	_	150	ns	Cb = 100 pF, Note 1		
110	TBUF	Bus free time	100 kHz mode	4700	_	ns	Time the bus must be free		
			400 kHz mode	1300		ns	before a new transmission		
			1.7 MHz mode	N.A.	_	ns	can start		
			3.4 MHz mode	N.A.	_	ns			
- <del></del>	T <sub>SP</sub>	Input filter spike	100 kHz mode	_	50	ns	Philips Spec states N.A.		
		suppression (SDA and SCL)	400 kHz mode		50	ns			
			1.7 MHz mode	_	10	ns	Spike suppression		
	1	1	· · · · · · · · · · · · · · · · · · ·		1		· · · · · · · · · · · · · · · · · · ·		

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

3.4 MHz mode

- 2: A fast-mode (400 kHz)  $I^2$ C-bus device can be used in a standard-mode (100 kHz)  $I^2$ C-bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line
  - $T_R$  max.+ $t_{SU;DAT}$  = 1000 + 250 = 1250 ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.

10

Spike suppression

- 3: The MCP44X1/MCP44X2 device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
- 4: Use Cb in pF for the calculations.
- 5: Not Tested.
- **6:** A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- 7: Ensured by the TAA 3.4 MHz specification test.

#### **TEMPERATURE CHARACTERISTICS**


<b>Electrical Specifications:</b> Unless otherwise indicated, $V_{DD}$ = +2.7V to +5.5V, $V_{SS}$ = GND.							
Parameters	Sym	Min	Тур	Max	Units	Conditions	
Temperature Ranges							
Specified Temperature Range	T <sub>A</sub>	-40	_	+125	°C		
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C		
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C		
Thermal Package Resistances							
Thermal Resistance, 14L-TSSOP	$\theta_{JA}$	_	100	_	°C/W		
Thermal Resistance, 20L-QFN	$\theta_{\sf JA}$	_	43	_	°C/W		
Thermal Resistance, 20L-TSSOP	$\theta_{JA}$	_	90	_	°C/W		

**NOTES:** 


#### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.


**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ .




**FIGURE 2-1:** Device Current ( $I_{DD}$ ) vs.  $\stackrel{\circ}{FC}$  Frequency ( $f_{SCL}$ ) and Ambient Temperature ( $V_{DD} = 2.7V$  and 5.5V).




**FIGURE 2-2:** Device Current ( $I_{SHDN}$ ) and  $V_{DD}$ . (HVC/A0 =  $V_{DD}$ ) vs. Ambient Temperature.



**FIGURE 2-3:** Write Current ( $I_{WRITE}$ ) vs. Ambient Temperature and  $V_{DD}$ .




**FIGURE 2-4:** HVC/A0 Pull-up/Pull-down Resistance ( $R_{HVC}$ ) and Current ( $I_{HVC}$ ) vs. HVC/A0 Input Voltage ( $V_{HVC}$ ) ( $V_{DD} = 5.5V$ ).




**FIGURE 2-5:** HVC/A0 High Input Entry/ Exit Threshold vs. Ambient Temperature and V<sub>DD</sub>.

**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ .



**FIGURE 2-6:**  $5 \text{ } k\Omega \text{ Pot Mode} - R_W (\Omega),$  INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).



**FIGURE 2-7:**  $5 \text{ } k\Omega \text{ Pot Mode} - R_W (\Omega),$  INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).




FIGURE 2-8:  $5 \text{ k}\Omega$  Rheo Mode  $-R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).





FIGURE 2-9:  $5 \text{ k}\Omega$  Rheo Mode  $-R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ .



**FIGURE 2-10:**  $5 \ k\Omega$  – Nominal Resistance  $(R_{AB}) \ (\Omega)$  vs. Ambient Temperature and  $V_{DD}$ .




FIGURE 2-11:  $5 k\Omega - R_{WB} (\Omega)$  vs. Wiper Setting and Ambient Temperature  $(V_{DD} = 5.5V, I_W = 190 \mu A)$ .




FIGURE 2-12:  $5 k\Omega - R_{WB} (\Omega)$  vs. Wiper Setting and Ambient Temperature  $(V_{DD} = 3.0V, I_{W} = 190 \mu A)$ .

**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ .




FIGURE 2-13:  $5 \, k\Omega$  – Worst Case  $R_{BW}$  from Average  $R_{BW}$  ( $R_{BW0}$ - $R_{BW3}$ ) Error (%) vs. Wiper Setting and Temperature ( $V_{DD} = 5.5 V$ ,  $I_W = 190 \, \mu$ A).




FIGURE 2-14:  $5 \, k\Omega$  – Worst Case  $R_{BW}$  from Average  $R_{BW}$  ( $R_{BW0}$ - $R_{BW3}$ ) Error (%) vs. Wiper Setting and Temperature ( $V_{DD} = 3.0 \, V$ ,  $I_W = 190 \, \mu A$ ).




FIGURE 2-15:  $5 \text{ k}\Omega - R_{WB} \text{ PPM}^{\circ}\text{C} \text{ vs.}$  Wiper Setting.  $(R_{BW(code=n,\ 125^{\circ}\text{C})} - R_{BW(code=n,\ 40^{\circ}\text{C})})/R_{BW(code=256,\ 25^{\circ}\text{C})}/165^{\circ}\text{C} * 1,000,000)$   $(V_{DD} = 5.5\text{V},\ I_{W} = 190\ \mu\text{A}).$ 





FIGURE 2-16:  $5 \text{ k}\Omega - R_{WB} \text{ PPM}^{\circ}\text{C vs.}$ Wiper Setting.  $(R_{BW(\text{code}=n,\ 125^{\circ}\text{C})} - R_{BW(\text{code}=n,\ -40^{\circ}\text{C})})/R_{BW(\text{code}=256,\ 25^{\circ}\text{C})}/165^{\circ}\text{C}$  \* 1,000,000)  $(V_{DD}=3.0V,\ I_{W}=190\ \mu\text{A}).$ 


**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5$ V,  $V_{SS} = 0$ V.



FIGURE 2-17:  $5 \text{ k}\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1 μs/Div).



**FIGURE 2-18:**  $5 k\Omega$  – Low-Voltage Decrement Wiper Settling Time ( $V_{DD}$  = 5.5V) (1 μs/Div).



**FIGURE 2-19:**  $5 \text{ k}\Omega$  – Power-Up Wiper Response Time (20 ms/Div).





FIGURE 2-20:  $5 k\Omega$  – Low-Voltage Increment Wiper Settling Time ( $V_{DD}$  = 2.7V) (1 μs/Div).



**FIGURE 2-21:**  $5 k\Omega$  – Low-Voltage Increment Wiper Settling Time ( $V_{DD} = 5.5V$ ) (1  $\mu$ s/Div).

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ .



**FIGURE 2-22:** 10 kΩ Pot Mode  $-R_W(Ω)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).





FIGURE 2-23: 10 kΩ Pot Mode –  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD}$  = 3.0V).



**FIGURE 2-24:** 10  $k\Omega$  Rheo Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).





FIGURE 2-25: 10 kΩ Rheo Mode –  $R_W(Ω)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).

**Note:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = 5$ V,  $V_{SS} = 0$ V.



**FIGURE 2-26:** 10  $k\Omega$  – Nominal Resistance  $(R_{AB})$   $(\Omega)$  vs. Ambient Temperature and  $V_{DD}$ .





FIGURE 2-27: 10 kΩ –  $R_{WB}$  (Ω) vs. Wiper Setting and Ambient Temperature ( $V_{DD}$  = 5.5V,  $I_{W}$  = 150 μA).



**FIGURE 2-28:** 10 k $\Omega$  – R<sub>WB</sub> ( $\Omega$ ) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ,  $I_W = 150 \ \mu A$ ).