imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






7/8-Bit Volatile Quad Digital POT with I²C Interface

Package Types (Top View) **Features** Quad Resistor Network Potentiometer or Rheostat Configuration Options MCP44X1 Quad Potentiometers Resistor Network Resolution: P3A 🖬 1 20 P2A 7-bit – 128 Resistors (129 Taps) 196 P2W P3W 2 8-bit - 256 Resistors (257 Taps) 180 P2B P3B 03 17 V_{DD} • Four RAB Resistances options: HVC/A0 4 SCL 5 16 A1 $5 k\Omega$ SDA 06 15 RESET 10 kΩ V_{SS} □7 14 DNC P1B 08 120 P0B 50 k Ω 12b POW P1W **1**9 100 kO 110 P0A P1A 🗆 10 · Zero-scale to Full-scale Wiper Operation TSSOP Low Wiper Resistance – 75 Ω typical · Low Tempco: Absolute (Rheostat) – 50 ppm typical (0°-70°C) Ratiometric (Potentiometer) - 15 ppm typical P2W P3W P2B P3A P2A • I²C Serial Interface Support: П -Th Ē -П 100 kHz 19 18 17 16 20 0 15口 V_{DD} 400 kHz P3B 140 A1 3.4 MHz HVC/A0 2 RESET 13Ľ EΡ · Serial Protocol Allows High-Speed Read/Write to SCL 13 21 NC Wiper 12片 SDA 4 Resistor Network Terminal Disconnect Feature P0B 11 V_{SS} 15 via Terminal Control (TCON) Register Γ 9 10 · Reset Input Pin 8 п. п - Brown-out Reset Protection – 1.5V typical P1B| POAI POV P1A ₹ N Serial Interface Inactive Current – 2.5 uA typical 4x4 QFN High-Voltage Tolerant Digital Inputs Up to 12.5V · Supports Split Rail Applications · Internal Weak Pull-up on All Digital Inputs, except SCL and SDA · Wide Operating Voltage: MCP44X2 Quad Rheostat 2.7V to 5.5V - Device Characteristics Specified 1.8V to 5.5V - Device Operation 14 P2W P3W 11-13 P2B P3B 2 Wide Bandwidth (-3 dB) Operation – 12 V_{DD} HVC/A0 덕3 2 MHz typical for 5.0 kΩ Device 11 A 1 SCL 4 Extended Temperature Range (-40°C to +125°C) SDA 5 10 POB 9 POW V_{SS} ⊑6 • Three Package Types: P1B d7 8 P1W 4x4 QFN-20 TSSOP TSSOP-20 TSSOP-14

Device Block Diagram



Device Features

	OTs		_	У	ock logy	Jer J	Resistance (typic	cal)	SC	V
Device	,0d Jo #	Wiper Configuration	Contro	Memor Type	WiperLock Technology	POR Wiper Setting	R _{AB} Options (kΩ)	Wiper - R _W (Ω)	# of Taps	V _{DD} Operating Range ⁽²⁾
MCP4431	4	Potentiometer (1)	l ² C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4432	4	Rheostat	I ² C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4441	4	Potentiometer (1)	l ² C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4442	4	Rheostat	l ² C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4451	4	Potentiometer ⁽¹⁾	l ² C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4452	4	Rheostat	l ² C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4461	4	Potentiometer ⁽¹⁾	l ² C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V
MCP4462	4	Rheostat	l ² C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V

Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).

2: Analog characteristics only tested from 2.7V to 5.5V unless otherwise noted.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Voltage on V_{DD} with respect to V_{SS} 0.6V to +7.0V Voltage on HVC/A0, A1, SCL, SDA, and RESET, with respect to V_{DD}
respect to V_{SS} 0.6V to 12.5V Voltage on all other pins (PxA, PxW, and PxB), with
respect to V_{SS}0.3V to V_{DD} + 0.3V Input clamp current, ${\rm I}_{\rm IK}$
$(V_{I} < 0, V_{I} > V_{DD}, V_{I} > V_{PP} \text{ on HV pins}) \dots \pm 20 \text{ mA}$ Output clamp current, I _{OK}
$(V_{O} < 0 \text{ or } V_{O} > V_{DD}) \dots \pm 20 \text{ mA}$
Maximum output current sunk by any Output pin
Maximum output current sourced by any Output pin
Maximum current out of V _{SS} pin 100 mA
Maximum current into V _{DD} pin
Maximum current into PxA, PxW & PxB pins . ±2.5 mA
Storage temperature65°C to +150°C
Ambient temperature with power applied
-40°C to +125°C
Package power dissipation ($T_A = +50^{\circ}C$, $T_J = +150^{\circ}C$)
TSSOP-14 1000 mW
TSSOP-201110 mW
QFN-20 (4x4)2320 mW
Soldering temperature of leads (10 seconds)+300°C
ESD protection on all pins $\ge 4 \text{ kV}$ (HBM), $\ge 300 \text{V}$ (MM)
Maximum Junction Temperature (T_J)

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

AC/DC CHARACTERISTICS

DC Characteristics	DC Characteristics		Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices.									
		Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.										
Parameters	Sym	Min	Тур	Max	Units		Conditions					
Supply Voltage	V_{DD}	2.7	—	5.5	V							
		1.8	—	2.7	V	Serial In	nterface only.					
HVC/A0, <u>SDA,</u> SCL, A1, <u>RESET</u>	V _{HV}	V _{SS}	—	12.5V	V	V _{DD} ≥ 4.5V	The HVC/A0 pin will be at one of three input levels					
pin Voltage Range		V _{SS}	—	V _{DD} + 8.0V	V	V _{DD} < 4.5V	(V _{IL} , V _{IH} or V _{IHH}). (Note 6)					
V _{DD} Start Voltage to ensure Wiper Reset	V _{BOR}	— — 1.65 V RAM retention voltage				tention voltage (V _{RAM}) < V _{BOR}						
V _{DD} Rise Rate to ensure Power-on Reset	V _{DDRR}		(Note 9)		V/ms							
Delay after device exits the Reset state (V _{DD} > V _{BOR})	T _{BORD}	_	10	20	μs							
Supply Current (Note 10)	I _{DD}	_	_	600	μA	HVC/A0 Write al	nterface Active, 0 = V _{IH} (or V _{IL}) (Note 11) II 0's to volatile Wiper 0 5.5V, F _{SCL} @ 3.4 MHz					
		_	_	250	μA	HVC/A0 Write al	nterface Active, 0 = V _{IH} (or V _{IL}) (Note 11) Il 0's to volatile Wiper 0 5.5V, F _{SCL} @ 100 kHz					
		_	2.5	5	μA	(Stop co Wiper =	nterface Inactive, ondition, SCL = SDA = V _{IH}), = 0 5.5V, HVC/A0 = V _{IH}					

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- **2:** INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.
- 3: MCP44X1 only.
- 4: MCP44X2 only, includes V_{WZSE} and V_{WFSE} .
- 5: Polarity of resistor terminals A, W and B, with respect to each other, is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 = V_{IHH} , the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

		-		-							
		Standard Operating					wise specified) °C (extended)				
DC Characteristic	S	All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V_{DD} = 5.5V, T _A = +25°C.									
Parameters	Sym	Min Typ Max Units					Conditions				
Resistance	R _{AB}	4.0	5	6.0	kΩ	-502 de	vices (Note 1)				
(± 20%)		8.0	10	12.0	kΩ	-103 de	vices (Note 1)				
		40.0	50	60.0	kΩ	-503 de	vices (Note 1)				
		80.0	100	120.0	kΩ	-104 de	vices (Note 1)				
Resolution	N		257		Taps	8-bit	No Missing Codes				
			129		Taps	7-bit	No Missing Codes				
Step Resistance	ep Resistance R _S	—	R _{AB} / (256)	_	Ω	8-bit	Note 6				
		—	R _{AB} / (128)	—	Ω	7-bit	Note 6				
Nominal	(R _{ABWC} -	—	0.2	1.50	%	5 kΩ	MCP44X1 devices only				
Resistance Match	R _{ABMEAN}) /	—	0.2	1.25	%	10 kΩ					
	R _{ABMEAN}	_	0.2	1.0	%	50 k Ω					
		—	0.2	1.0	%	$100 \ k\Omega$					
	(R _{BWWC} -	—	0.25	1.75	%	$5 \ \text{k}\Omega$	Code = Full Scale				
	R _{BWMEAN}) /	—	0.25	1.50	%	10 k Ω					
	R _{BWMEAN}	_	0.25	1.25	%	50 kΩ					
		_	0.25	1.25	%	$100 \ k\Omega$					
Wiper Resistance	R _W	—	75	160	Ω		.5 V, I _W = 2.0 mA, code = 00h				
(Note 3, Note 4)		—	75	300	Ω		$1.7 \text{ V}, \text{ I}_{\text{W}} = 2.0 \text{ mA}, \text{ code} = 00 \text{ h}$				
Nominal	$\Delta R_{AB} / \Delta T$		50	_	ppm/°C		0°C to +70°C				
Resistance Tempco		_	100	—	ppm/°C)°C to +85°C				
•		—	150		ppm/°C)°C to +125°C				
Ratiometeric Tempco	$\Delta V_{WB} / \Delta T$	—	15	—	ppm/°C	Code =	Midscale (80h or 40h)				
Resistance Tracking	ΔR_{TRACK}	S	ection 2.0)	ppm/°C	See Typ	bical Performance Curves				

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- **2:** INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.
- 3: MCP44X1 only.
- 4: MCP44X2 only, includes V_{WZSE} and V_{WFSE}.
- 5: Polarity of resistor terminals A, W and B, with respect to each other, is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 = V_{IHH} , the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

	DC Characteristics		Operatin Temperat			ss otherwise spe $\Gamma_A \le +125^{\circ}C$ (exter					
DC Characteristics		All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.									
Parameters	Sym	Min	Тур	Max	Units	Conditions					
Resistor Terminal Input Voltage Range (Terminals A, B and W)	V _A ,V _W ,V _B	V _{SS}	_	V _{DD}	V	Note 5, Note 6					
Maximum current through A, W or B (Note 6)	Ι _W	_	—	2.5	mA	Terminal A	I _{AW} , W = Full Scale (FS)				
		_	—	2.5	mA	Terminal B	I _{BW} , W = Zero Scale (ZS)				
		—	—	2.5	mA	Terminal W	I_{AW} (W = FS) or I_{BW} (W = ZS)				
Maximum R _{AB}	I _{AB}	_		1.38	mA	$V_{B} = 0V, V_{A} = 5.5$	5V, R _{AB(MIN)} = 4000Ω				
current (I _{AB})		—		0.688	mA	$V_{B} = 0V, V_{A} = 5.5$	5V, R _{AB(MIN)} = 8000Ω				
(Note 6)		—	—	0.138	mA	$V_{\rm B} = 0V, V_{\rm A} = 5.5$	5V, R _{AB(MIN)} = 40000Ω				
		—		0.069	mA	$V_{B} = 0V, V_{A} = 5.5$	5V, R _{AB(MIN)} = 80000Ω				
Leakage current	I _{WL}	—	100		nA	MCP44X1 PxA =	= PxW = PxB = V _{SS}				
into A, W or B		—	100	_	nA	MCP44X2 PxB =	= PxW = V _{SS}				
			100		nA	Terminals Disconnected (R0A = R0W = R0B = 0; R1A = R1W = R1B = 0; R2A = R2W = R2B = 0; R3A = R3W = R3B = 0)					

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.

3: MCP44X1 only.

- 4: MCP44X2 only, includes V_{WZSE} and V_{WFSE} .
- 5: Polarity of resistor terminals A, W and B, with respect to each other, is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 = V_{IHH} , the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

		Standard Operating	-	-	•		wise spec °C (extend	-				
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V_{DD} = 5.5V, T _A = +25°C.										
Parameters	Sym	Min	Тур	Max	Units		Conditions					
Full Scale Error	V _{WFSE}	-6.0	-0.1	_	LSb	5 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$				
(MCP44X1 only)		-4.0	-0.1	_	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$				
(8-bit code = 100h, 7-bit code = 80h)		-3.5	-0.1	—	LSb	10 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$				
		-2.0	-0.1	_	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$				
		-0.8	-0.1	_	LSb	50 k Ω	8-bit	$3.0V \leq V_{DD} \leq 5.5V$				
		-0.5	-0.1	_	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$				
		-0.5	-0.1	—	LSb	100 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$				
		-0.5	-0.1	_	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$				
Zero Scale Error	V _{WZSE}	_	+0.1	+6.0	LSb	5 k Ω	8-bit	$3.0V \le V_{DD} \le 5.5V$				
(MCP44X1 only)		_	+0.1	+3.0	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$				
(8-bit code = 00h, 7-bit code = 00h)		_	+0.1	+3.5	LSb	10 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$				
		_	+0.1	+2.0	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$				
		—	+0.1	+0.8	LSb	50 k Ω	8-bit	$3.0V \leq V_{DD} \leq 5.5V$				
		—	+0.1	+0.5	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$				
		—	+0.1	+0.5	LSb	100 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$				
		—	+0.1	+0.5	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$				
Potentiometer	INL	-1	±0.5	+1	LSb	8-bit	$3.0V \le V_{D}$					
Integral Non-linearity		-0.5	±0.25	+0.5	LSb	7-bit	MCP44X1 (Note 2)	I devices only				
Potentiometer	DNL	-0.5	±0.25	+0.5	LSb	8-bit	$3.0V \le V_D$					
Differential Non- linearity		-0.25	±0.125	+0.25	LSb	7-bit	MCP44X1 (Note 2)	I devices only				
Bandwidth -3 dB	BW	—	2	—	MHz	5 kΩ	8-bit	Code = 80h				
(See Figure 2-90,			2		MHz		7-bit	Code = 40h				
load = 30 pF)			1	_	MHz	$10 \text{ k}\Omega$	8-bit	Code = 80h				
			1		MHz		7-bit	Code = 40h				
		_	200		kHz	50 kΩ	8-bit	Code = 80h				
			200	_	kHz		7-bit	Code = 40h				
			100		kHz	100 kΩ	8-bit	Code = 80h				
			100	_	kHz		7-bit	Code = 40h				

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.

3: MCP44X1 only.

- 4: MCP44X2 only, includes V_{WZSE} and V_{WFSE} .
- 5: Polarity of resistor terminals A, W and B, with respect to each other, is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 = V_{IHH} , the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

	Operating	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)									
DC Characteristics		$V_{DD} = +2.7$	All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V _{DD} = 5.5V, T _A = +25°C.								
Parameters	Sym	Min	Тур	Max	Units		Co	onditions			
Rheostat Integral	R-INL	-1.5	±0.5	+1.5	LSb	5 kΩ	8-bit	5.5V, I _W = 900 µA			
Non-linearity MCP44X1		-8.25	+4.5	+8.25	LSb			3.0V, I _W = 480 μA (Note 7)			
(Note 4, Note 8) MCP44X2 devices			Sectio	on 2.0				1.8V, I _W = 190 µA			
only (Note 4)		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, I _W = 900 µA			
		-6.0	+4.5	+6.0	LSb			3.0V, I _W = 480 μA (Note 7)			
			Sectio	on 2.0				1.8V, I _W = 190 µA			
		-1.5	±0.5	+1.5	LSb	10 kΩ	8-bit	5.5V, I _W = 450 μA			
		-5.5	+2.5	+5.5	LSb			3.0V, I _W = 240 μA (Note 7)			
			Section	on 2.0				1.8V, Ι _W = 150 μA			
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, I _W = 450 µA			
		-4.0	+2.5	+4.0	LSb			3.0V, I _W = 240 μA (Note 7)			
			on 2.0				1.8V, I _W = 150 µA				
		-1.5	±0.5	+1.5	LSb	50 kΩ	8-bit	5.5V, I _W = 90 μA			
		-2.0	+1	+2.0	LSb			3.0V, I _W = 48 μA (Note 7)			
			Section 2.0					1.8V, Ι _W = 30 μA			
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, Ι _W = 90 μA			
		-1.5	+1	+1.5	LSb			3.0V, I _W = 48 μA (Note 7)			
			Sectio					1.8V, Ι _W = 30 μA			
		-1.0	±0.5	+1.0	LSb	100 kΩ	8-bit	5.5V, Ι _W = 45 μA			
		-1.5	+0.25	+1.5	LSb			3.0V, I _W = 24 μA (Note 7)			
			Section 2.0					1.8V, Ι _W = 15 μA			
		-0.8	±0.5	+0.8	LSb		7-bit	5.5V, Ι _W = 45 μA			
		-1.125	+0.25	+1.125	LSb			3.0V, I _W = 24 μA (Note 7)			
			Sectio	on 2.0		1		1.8V, Ι _W = 15 μA			

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- 3: MCP44X1 only.
- 4: MCP44X2 only, includes V_{WZSE} and V_{WFSE} .
- 5: Polarity of resistor terminals A, W and B, with respect to each other, is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 = V_{IHH} , the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

С		Standard Operating Conditions (unless otherwise specified) Deprating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)									
DC Characteristics		V _{DD} = +2.	All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V_{DD} = 5.5V, T _A = +25°C.								
Parameters	Sym	Min	Тур	Max	Units	Conditions					
Rheostat Differential Non- linearity	R-DNL	-0.5 -1.0	±0.25 +0.5	+0.5 +1.0	LSb LSb	5 kΩ	8-bit	5.5V, I _W = 900 μA 3.0V, I _W = 480 μA			
MCP44X1			Sectio	n 2 0				(Note 7) 1.8V, Ι _W = 190 μΑ			
(Note 4, Note 8)		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I _W = 900 μA			
MCP44X2 devices only (Note 4)		-0.75	+0.5	+0.75	LSb		7-01	$3.0V, I_W = 300 \ \mu A$ (Note 7)			
(Note 4)			Sectio	on 2.0				1.8V, I _W = 190 μA			
		-0.5	±0.25	+0.5	LSb	10 kΩ	8-bit	5.5V, I _W = 450 μA			
		-1.0	+0.25	+1.0	LSb			3.0V, I _W = 240 μA (Note 7)			
			on 2.0				1.8V, I _W = 150 μA				
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I _W = 450 μA			
		-0.75	+0.5	+0.75	LSb			3.0V, I _W = 240 μA (Note 7)			
			on 2.0				1.8V, I _W = 150 μA				
		-0.5	±0.25	+0.5	LSb	50 kΩ	8-bit	5.5V, Ι _W = 90 μA			
		-0.5	±0.25	+0.5	LSb			3.0V, I _W = 48 μA (Note 7)			
			Sectio	on 2.0				1.8V, Ι _W = 30 μA			
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, Ι _W = 90 μA			
		-0.375	±0.25	+0.375	LSb			3.0V, I _W = 48 μA (Note 7)			
			Sectio	on 2.0				1.8V, Ι _W = 30 μA			
		-0.5	±0.25	+0.5	LSb	100 kΩ	8-bit	5.5V, Ι _W = 45 μA			
		-0.5	±0.25	+0.5	LSb			3.0V, I _W = 24 μA (Note 7)			
			Sectio					1.8V, Ι _W = 15 μA			
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, Ι _W = 45 μA			
		-0.375	±0.25	+0.375	LSb			3.0V, I _W = 24 μA (Note 7)			
			Section	on 2.0				1.8V, Ι _W = 15 μA			

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- 3: MCP44X1 only.
- 4: MCP44X2 only, includes V_{WZSE} and V_{WFSE}.
- 5: Polarity of resistor terminals A, W and B, with respect to each other, is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 = V_{IHH} , the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

DC Characteristics		Operating All parame V _{DD} = +2.	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & -40 \ ^\circ C \leq T_A \leq +125 \ ^\circ C \ (extended) \\ \mbox{All parameters apply across the specified operating ranges unless noted.} \\ \mbox{V}_{DD} = +2.7 \ V \ to \ 5.5 \ V, \ 5 \ k\Omega, \ 10 \ k\Omega, \ 50 \ k\Omega, \ 100 \ k\Omega \ devices. \\ \mbox{Typical specifications represent values for } V_{DD} = 5.5 \ V, \ T_A = +25 \ ^\circ C. \\ \end{array} $									
Parameters	Sym	Min Typ Max Units Conditions										
Digital Inputs/Outp	outs (HVC/A0,	A1, SDA, S	CL, RESI	ET)								
Schmitt Trigger High Input Threshold	V _{IH}	0.45 V _{DD}			V	All Inputs except	5V Analog	7V Digital V _{DD} with g V _{DD})				
		0.5 V _{DD}		_	V	SDA and SCL	1.8V ≤ V _C	$_{DD} \le 2.7 V$				
		0.7 V _{DD}	—	V _{MAX}	V	004	100 kHz					
		0.7 V _{DD}	—	V _{MAX}	V	SDA and	400 kHz					
		$0.7 V_{DD}$	—	V _{MAX}	V	SCL	1.7 MHz					
		0.7 V _{DD}	—	V _{MAX}	V		3.4 Mhz					
Schmitt Trigger	V _{IL}		—	$0.2V_{DD}$	V	All input	DA and SCL					
Low Input Threshold		-0.5	—	0.3V _{DD}	V	SDA and SCL	100 kHz					
Theshold		-0.5		0.3V _{DD}	V		400 kHz					
		-0.5	—	0.3V _{DD}	V		1.7 MHz					
		-0.5		0.3V _{DD}	V		3.4 Mhz					
Hysteresis of	V _{HYS}	_	$0.1V_{DD}$	—	V	All input	ts except S	DA and SCL				
Schmitt Trigger Inputs		N.A.	—	—	V	-	100 kHz	V _{DD} < 2.0V				
mputo		N.A.	—	—	V	SDA		$V_{DD} \ge 2.0V$				
		0.1 V _{DD}		—	V	and	400 kHz	V _{DD} < 2.0V				
		0.05 V _{DD}	—	—	V	SCL		$V_{DD} \ge 2.0V$				
		0.1 V _{DD}		—	V	-	1.7 MHz					
		0.1 V _{DD}			V		3.4 Mhz					
High Voltage Input Entry Voltage	V _{IHHEN}	9.0	_	12.5 (Note 6)	V	Thresho	old for Wipe	erLock Technology				
High Voltage Input Exit Voltage	V _{IHHEX}	_		V _{DD} + 0.8V (Note 6)	V							
High Voltage Limit	V _{MAX}	—	—	12.5 (Note 6)	V	Pin can	Pin can tolerate V _{MAX} or less.					
Output Low	V _{OL}	V _{SS}	—	$0.2V_{DD}$	V	V _{DD} < 2	2.0V, I _{OL} = 1	1 mA,				
Voltage (SDA)		V _{SS}	_	0.4	V	$V_{DD} \ge 2$	2.0V, I _{OL} = 3	3 mA				

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- 3: MCP44X1 only.
- 4: MCP44X2 only, includes V_{WZSE} and V_{WFSE} .
- 5: Polarity of resistor terminals A, W and B, with respect to each other, is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 = V_{IHH} , the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

		-										
DC Characteristics			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & -40^{\circ}C \leq T_A \leq +125^{\circ}C \mbox{ (extended)} \end{array}$									
		All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T _A = +25°C.										
Parameters	Sym	Min	Тур	Max	Units	Conditions						
Weak Pull-up Current	I _{PU}	-	—	1.75	mA	Internal V _{DD} pull-up, V _{IHH} pull-down, V _{DD} = 5.5V, V _{HVC} = 12.5V						
		_	170	—	μA	HVC pin, V _{DD} = 5.5V, V _{HVC} = 3V						
HVC Pull-up / Pull-down Resistance	R _{HVC}	-	16	_	kΩ	$V_{DD} = 5.5V, V_{HVC} = 3V$						
RESET Pull-up Resistance	R _{RESET}	_	16	—	kΩ	V_{DD} = 5.5V, $V_{\overline{RESET}}$ = 0V						
Input Leakage Current	Ι _{ΙL}	-1	_	1	μA	$V_{IN} = V_{DD}$ (all pins) and $V_{IN} = V_{SS}$ (all pins except RESET)						
Pin Capacitance	C _{IN} , C _{OUT}	—	10	—	pF	f _C = 20 MHz						
Capacitance (P _A)	C _{AW}	—	75	_	pF	f =1 MHz, Code = Full Scale						
Capacitance (P _w)	C _W	—	120	—	pF	f =1 MHz, Code = Full Scale						
Capacitance (P _B)	C _{BW}	—	75	—	pF	f =1 MHz, Code = Full Scale						
RAM (Wiper, TCO	N) Value											
Value Range	N	0h	_	1FFh	hex	8-bit device						
		0h	—	1FFh	hex	7-bit device						
TCON POR/BOR Setting			1FF		hex	All Terminals connected						
Power Requireme	nts											
Power Supply Sensitivity	PSS	-	0.0015	0.0035	%/%	8-bit $V_{DD} = 2.7V$ to 5.5V, $V_A = 2.7V$, Code = 80h						
(MCP44X1)		-	0.0015	0.0035	%/%	7-bit $V_{DD} = 2.7V \text{ to } 5.5V,$ $V_A = 2.7V, \text{ Code} = 40h$						
						· ·						

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- 3: MCP44X1 only.
- 4: MCP44X2 only, includes V_{WZSE} and V_{WFSE}.
- 5: Polarity of resistor terminals A, W and B, with respect to each other, is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 8: The MCP44X1 is externally connected to match the configurations of the MCP44X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 = V_{IHH} , the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

1.1 I²C Mode Timing Waveforms and Requirements






TABLE 1-1:RESET TIMING

Timing Characteristic	$\begin{array}{ll} \textbf{Standard Operating Conditions (unless otherwise specified)}\\ \textbf{Operating Temperature} & -40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C} \text{ (extended)}\\ \textbf{All parameters apply across the specified operating ranges unless noted.}\\ \textbf{V}_{\text{DD}} = +2.7\text{V to } 5.5\text{V}, 5 \text{ k}\Omega, 10 \text{ k}\Omega, 50 \text{ k}\Omega, 100 \text{ k}\Omega \text{ devices.}\\ \textbf{Typical specifications represent values for } \textbf{V}_{\text{DD}} = 5.5\text{V}, \ \textbf{T}_{\text{A}} = +25^{\circ}\text{C}. \end{array}$							
Parameters	Sym	Min	Min Typ Max Units Conditions					
RESET pulse width	t _{RST}	50			ns			
RESET rising edge normal mode (Wiper driving and I ² C interface operational)	t _{RSTD}	_	_	20	ns			




FIGURE 1-2:	I ² C Bus Start/Stop Bits Timing Waveforms.
-------------	--

I ² C AC Characteristics			Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (Extended)Operating Voltage VDD range is described in AC/DC characteristics						
Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions		
	F _{SCL}		Standard Mode	0	100	kHz	C _b = 400 pF, 1.8V - 5.5V		
			Fast Mode	0	400	kHz	C _b = 400 pF, 2.7V - 5.5V		
			High-Speed 1.7	0	1.7	MHz	C _b = 400 pF, 4.5V - 5.5V		
			High-Speed 3.4	0	3.4	MHz	C _b = 100 pF, 4.5V - 5.5V		
D102	Cb	Bus capacitive	100 kHz mode	_	400	pF			
		loading	400 kHz mode	_	400	pF			
			1.7 MHz mode	_	400	pF			
			3.4 MHz mode	_	100	pF			
90	TSU:STA	START condition	100 kHz mode	4700	_	ns	Only relevant for repeate		
		Setup time	400 kHz mode	600	—	ns	START condition		
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	_	ns			
91	THD:STA	START condition	100 kHz mode	4000	—	ns	After this period the first		
		Hold time	400 kHz mode	600	—	ns	clock pulse is generated		
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	—	ns			
92	Tsu:sto	STOP condition	100 kHz mode	4000	_	ns			
		Setup time	400 kHz mode	600	—	ns			
			1.7 MHz mode	160	_	ns			
			3.4 MHz mode	160	—	ns			
93	THD:STO	STOP condition	100 kHz mode	4000	—	ns			
		Hold time	400 kHz mode	600	—	ns			
			1.7 MHz mode	160	—	ns			
			3.4 MHz mode	160	—	ns			
94	T _{HVCSU}	HVC to SCL Setup ti	25	—	uS	High Voltage Commands			
95	T _{HVCHD}	SCL to HVC Hold tim	ne	25	—	uS	High Voltage Commands		




TABLE 1-3: I²C BUS DATA REQUIREMENTS (SLAVE MODE)

I ² C AC Characteristics		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Sym	Characteristic		Min	Мах	Units	Conditions
100	Thigh	Clock high time	100 kHz mode	4000	—	ns	1.8V-5.5V
			400 kHz mode	600	_	ns	2.7V-5.5V
			1.7 MHz mode	120		ns	4.5V-5.5V
			3.4 MHz mode	60	-	ns	4.5V-5.5V
101	TLOW	Clock low time	100 kHz mode	4700		ns	1.8V-5.5V
			400 kHz mode	1300	-	ns	2.7V-5.5V
			1.7 MHz mode	320		ns	4.5V-5.5V
			3.4 MHz mode	160		ns	4.5V-5.5V

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line

 T_R max.+ $t_{SU;DAT}$ = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

- 3: The MCP44X1/MCP44X2 device must provide a data hold time to bridge the undefined part between V_{IH} and V_{IL} of the falling edge of the SCL signal. This specification is not a part of the I²C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
- 4: Use Cb in pF for the calculations.
- 5: Not Tested.
- **6:** A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- 7: Ensured by the T_{AA} 3.4 MHz specification test.

I ² C AC Characteristics		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions		
102A ⁽⁵⁾	T _{RSCL}	SCL rise time	100 kHz mode	—	1000	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF maximum for 3.4 MHz		
			1.7 MHz mode	20	80	ns	maximum for 3.4 Minz mode)		
			1.7 MHz mode	20	160	ns	After a Repeated Start condition or an Acknowledge bit		
			3.4 MHz mode	10	40	ns			
			3.4 MHz mode 10	80	ns	After a Repeated Start condition or an Acknowledge bit			
102B ⁽⁵⁾	T _{RSDA}	RSDA SDA rise time	100 kHz mode	—	1000	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF ma		
			1.7 MHz mode	20	160	ns	for 3.4 MHz mode)		
			3.4 MHz mode	10	80	ns			
103A ⁽⁵⁾	T _{FSCL}	SCL fall time	100 kHz mode	—	300	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max for 3.4 MHz mode)		
				1.7 MHz mode	20	80	ns		
			3.4 MHz mode	10	40	ns			
103B ⁽⁵⁾	T _{FSDA}	SDA fall time	100 kHz mode	—	300	ns	Cb is specified to be from		
				400 kHz mode	20 + 0.1Cb ⁽⁴⁾	300	ns	10 to 400 pF (100 pF max for 3.4 MHz mode)	
			1.7 MHz mode	20	160	ns			
			3.4 MHz mode	10	80	ns			
106	T _{HD:DAT}		100 kHz mode	0	—	ns	1.8V-5.5V, Note 6		
		time	400 kHz mode	0	—	ns	2.7V-5.5V, Note 6		
			1.7 MHz mode	0	—	ns	4.5V-5.5V, Note 6		
			3.4 MHz mode	0	—	ns	4.5V-5.5V, Note 6		

TABLE 1-3: I²C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) l^2 C-bus device can be used in a standard-mode (100 kHz) l^2 C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line

 T_R max.+ $t_{SU;DAT}$ = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

- **3:** The MCP44X1/MCP44X2 device must provide a data hold time to bridge the undefined part between V_{IH} and V_{IL} of the falling edge of the SCL signal. This specification is not a part of the I²C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
- **4:** Use Cb in pF for the calculations.
- 5: Not Tested.
- **6:** A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- 7: Ensured by the T_{AA} 3.4 MHz specification test.

TABLE 1-3: I²C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

I ² C AC Characteristics		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions	
107	T _{SU:DAT}	Data input setup	100 kHz mode	250	_	ns	Note 2	
		time	400 kHz mode	100	—	ns	1	
			1.7 MHz mode	10	—	ns		
			3.4 MHz mode	10	_	ns		
109	T _{AA}	T _{AA} Output valid from clock	100 kHz mode	_	3450	ns	Note 1	
			400 kHz mode	_	900	ns		
			1.7 MHz mode	—	150	ns	Cb = 100 pF, Note 1, Note 7	
				—	310	ns	Cb = 400 pF, Note 1, Note 5	
			3.4 MHz mode		150	ns	Cb = 100 pF, Note 1	
110	TBUF	Bus free time	100 kHz mode	4700	_	ns	Time the bus must be free	
			400 kHz mode	1300		ns	before a new transmission	
			1.7 MHz mode	N.A.	—	ns	can start	
			3.4 MHz mode	N.A.	—	ns		
	Τ _{SP}	Input filter spike suppression	100 kHz mode	_	50	ns	NXP specification states N.A.	
		(SDA and SCL)	400 kHz mode		50	ns		
			1.7 MHz mode		10	ns	Spike suppression	
			3.4 MHz mode		10	ns	Spike suppression	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line

 T_R max.+ $t_{SU;DAT}$ = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

- **3:** The MCP44X1/MCP44X2 device must provide a data hold time to bridge the undefined part between V_{IH} and V_{IL} of the falling edge of the SCL signal. This specification is not a part of the I²C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
- 4: Use Cb in pF for the calculations.
- 5: Not Tested.
- **6:** A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- 7: Ensured by the T_{AA} 3.4 MHz specification test.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V _{DD} = +2.7V to +5.5V, V _{SS} = GND.								
Parameters	Sym	Min	Тур	Мах	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	T _A	-40	—	+125	°C			
Operating Temperature Range	T _A	-40	_	+125	°C			
Storage Temperature Range	T _A	-65		+150	°C			
Thermal Package Resistances								
Thermal Resistance, 14L-TSSOP	θ_{JA}	_	100	—	°C/W			
Thermal Resistance, 20L-QFN	θ _{JA}	_	43		°C/W			
Thermal Resistance, 20L-TSSOP	θ_{JA}	_	90	—	°C/W			

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5V$, $V_{SS} = 0V$.




FIGURE 2-1: Device Current (I_{DD}) vs. I^2C Frequency (f_{SCL}) and Ambient Temperature (V_{DD} = 2.7V and 5.5V).




FIGURE 2-2: Device Current (I_{SHDN}) and V_{DD} . (HVC/A0 = V_{DD}) vs. Ambient Temperature.




FIGURE 2-3:HVC/A0 Pull-up/Pull-downResistance (R_{HVC}) and Current (I_{HVC}) vs. HVC/A0 Input Voltage (V_{HVC}) (V_{DD} = 5.5V).




FIGURE 2-4: HVC/A0 High Input Entry/ Exit Threshold vs. Ambient Temperature and V_{DD}.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5V$, $V_{SS} = 0V$.




FIGURE 2-5: $5 k\Omega$ Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ($V_{DD} = 5.5V$).




FIGURE 2-6: $5 \ k\Omega \ \text{Pot} \ \text{Mode} - R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).




FIGURE 2-7: 5 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V).




FIGURE 2-8: 5 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-9: 5 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).




FIGURE 2-10: 5 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V, I_W = 260 μ A).

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.




FIGURE 2-11: $5 k\Omega$ – Nominal Resistance $(R_{AB}) (\Omega)$ vs. Ambient Temperature and V_{DD} .




FIGURE 2-12: $5 k\Omega - R_{WB} (\Omega)$ vs. Wiper Setting and Ambient Temperature $(V_{DD} = 5.5V, I_W = 190 \ \mu A).$




FIGURE 2-13: $5 k\Omega - R_{WB} (\Omega)$ vs. Wiper Setting and Ambient Temperature $(V_{DD} = 3.0V, I_W = 190 \ \mu A).$




FIGURE 2-14: $5 k\Omega - R_{WB} (\Omega)$ vs. Wiper Setting and Ambient Temperature $(V_{DD} = 1.8V, I_W = 190 \ \mu A).$

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5V$, $V_{SS} = 0V$.




FIGURE 2-15: $5 k\Omega$ – Worst Case R_{BW} from Average R_{BW} (R_{BW0} - R_{BW3}) Error (%) vs. Wiper Setting and Temperature (V_{DD} = 5.5V, I_W = 190 μ A).




FIGURE 2-16: $5 k\Omega$ – Worst Case R_{BW} from Average R_{BW} (R_{BW0} - R_{BW3}) Error (%) vs. Wiper Setting and Temperature (V_{DD} = 3.0V, I_W = 190 µA).




FIGURE 2-17: $5 k\Omega$ – Worst Case R_{BW} from Average R_{BW} (R_{BW0} - R_{BW3}) Error (%) vs. Wiper Setting and Temperature (V_{DD} = 1.8V, I_W = 190 μ A).




 FIGURE 2-18:
 $5 k\Omega - R_{WB} PPM/^{\circ}C vs.$

 Wiper Setting.
 $(R_{BW(code=n, 125^{\circ}C)} - R_{BW(code=n, -40^{\circ}C)})/R_{BW(code=256, 25^{\circ}C)}/165^{\circ}C * 1,000,000)$
 $(V_{DD} = 5.5V, I_W = 190 \ \mu A).$




 FIGURE 2-19:
 $5 k\Omega - R_{WB} PPM/^{\circ}C vs.$

 Wiper Setting.
 $(R_{BW(code=n, 125^{\circ}C)} - R_{BW(code=n, -40^{\circ}C)})/R_{BW(code=256, 25^{\circ}C)}/165^{\circ}C * 1,000,000)$
 $(V_{DD} = 3.0V, I_W = 190 \ \mu A).$




 FIGURE 2-20:
 $5 k\Omega - R_{WB} PPM/^{\circ}C vs.$

 Wiper Setting.
 ($R_{BW(code=n, 125^{\circ}C)} - R_{BW(code=n, -40^{\circ}C)}$)/ $R_{BW(code=256, 25^{\circ}C)}/165^{\circ}C * 1,000,000$)

 ($V_{DD} = 1.8V, I_W = 190 \ \mu A$).

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.



FIGURE 2-21: 5 k Ω – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V) (1 μ s/Div).




FIGURE 2-22: $5 k\Omega$ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V) (1 µs/Div).




FIGURE 2-23: $5 k\Omega$ – Power-Up Response Time (20 ms/Div).




FIGURE 2-24: $5 k\Omega$ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V) (1 µs/Div).



FIGURE 2-25: $5 k\Omega$ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 5.5V) (1 µs/Div).

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5V$, $V_{SS} = 0V$.




FIGURE 2-26: 10 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-27: 10 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).




FIGURE 2-28: 10 k Ω Pot Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V).




FIGURE 2-29: 10 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).




FIGURE 2-30: 10 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).





FIGURE 2-31: 10 k Ω Rheo Mode – $R_W(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V, I_W = 125 μ A).






FIGURE 2-32: 10 k Ω – Nominal Resistance (R_{AB}) (Ω) vs. Ambient Temperature and V_{DD}.




FIGURE 2-33: 10 k Ω – R_{WB} (Ω) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V, I_W = 150 μ A).




FIGURE 2-34: 10 k Ω – R_{WB} (Ω) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V, I_W = 150 μ A).




FIGURE 2-35: 10 k Ω – R_{WB} (Ω) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V, I_W = 150 μ A).