# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





### 7/8-Bit Single/Dual I<sup>2</sup>C Digital POT with Nonvolatile Memory

#### Features

- Single or Dual Resistor Network Options
- Potentiometer or Rheostat Configuration Options
- Resistor Network Resolution
  - 7-bit: 128 Resistors (129 Steps)
  - 8-bit: 256 Resistors (257 Steps)
- R<sub>AB</sub> Resistances Options of:
  - 5 kΩ
  - 10 kΩ
  - 50 kΩ
  - 100 kΩ
- · Zero-Scale to Full-Scale Wiper Operation
- Low Wiper Resistance:  $75\Omega$  (typical)
- Low Tempco:
  - Absolute (Rheostat): 50 ppm typical (0°C to 70°C)
  - Ratiometric (Potentiometer): 15 ppm typical
- Nonvolatile Memory
  - Automatic Recall of Saved Wiper Setting
  - WiperLock™ Technology
  - 10 General Purpose Memory Locations
- I<sup>2</sup>C Serial Interface
  - 100 kHz, 400 kHz and 3.4 MHz Support
- · Serial Protocol Allows:
  - High-Speed Read/Write to Wiper
  - Read/Write to EEPROM
  - Write Protect to be Enabled/Disabled
  - WiperLock to be Enabled/Disabled
- Resistor Network Terminal Disconnect Feature via the Terminal Control (TCON) Register
- Write Protect Feature:
  - Hardware Write Protect (WP) Control Pin
  - Software Write Protect (WP) Configuration Bit
- Brown-out Reset Protection (1.5V typical)
- Serial Interface Inactive Current (2.5 uA typical)
- · High-Voltage Tolerant Digital Inputs: Up to 12.5V
- Wide Operating Voltage:
  - 2.7V to 5.5V Device Characteristics Specified
- 1.8V to 5.5V Device Operation
- Wide Bandwidth (-3dB) Operation:
  - 2 MHz (typ.) for 5.0 k $\Omega$  Device
- Extended Temperature Range (-40°C to +125°C)

#### Description

The MCP45XX and MCP46XX devices offer a wide range of product offerings using an I<sup>2</sup>C interface. This family of devices support 7-bit and 8-bit resistor networks, nonvolatile memory configurations, and Potentiometer and Rheostat pinouts.

WiperLock Technology allows application-specific calibration settings to be secured in the EEPROM.

#### Package Types (top view)



#### Device Block Diagram



#### **Device Features**

	Ts		_ 0	У	ck gy	Jer J	Resistance (typic	cal)	sd	V
Device	# of PO.	Wiper Configuration	Contro Interfac	Memor Type	WiperLo Technolo	POR Wi <sub>k</sub> Setting	$R_{AB}$ Options (k $\Omega$ )	Wiper - R <sub>W</sub> (Ω)	# of Ste	V <sub>DD</sub> Operating Range <sup>(2)</sup>
MCP4531 (3)	1	Potentiometer <sup>(1)</sup>	l <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4532 <sup>(3)</sup>	1	Rheostat	l <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4541	1	Potentiometer <sup>(1)</sup>	l <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4542	1	Rheostat	I <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4551 <sup>(3)</sup>	1	Potentiometer <sup>(1)</sup>	l <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4552 <sup>(3)</sup>	1	Rheostat	l <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4561	1	Potentiometer <sup>(1)</sup>	I <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V
MCP4562	1	Rheostat	I <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V
MCP4631 <sup>(3)</sup>	2	Potentiometer <sup>(1)</sup>	l <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4632 <sup>(3)</sup>	2	Rheostat	l <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4641	2	Potentiometer <sup>(1)</sup>	l <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4642	2	Rheostat	l <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4651 (3)	2	Potentiometer <sup>(1)</sup>	l <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4652 <sup>(3)</sup>	2	Rheostat	l <sup>2</sup> C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4661	2	Potentiometer <sup>(1)</sup>	l <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V
MCP4662	2	Rheostat	l <sup>2</sup> C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V

Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).

2: Analog characteristics only tested from 2.7V to 5.5V unless otherwise noted.

3: Please check Microchip web site for device release and availability

### 1.0 ELECTRICAL CHARACTERISTICS

#### 1.1 Absolute Maximum Ratings†

Voltage on $V_{DD}$ with respect to $V_{SS}$	0.6V to +7.0V
Voltage on HVC/A0, A1, A2, SCL, SDA and $\overline{\text{WP}}$ with respect to $\text{V}_{\text{SS}}$	0.6V to 12.5V
Voltage on all other pins (PxA, PxW, and PxB) with respect to $V_{SS}$	0.3V to V <sub>DD</sub> + 0.3V
Input clamp current, $I_{IK}~(V_{I}<0,~V_{I}>V_{DD},~V_{I}>V_{PP}$ ON HV pins)	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )	±20 mA
Maximum output current sunk by any Output pin	25 mA
Maximum output current sourced by any Output pin	25 mA
Maximum current out of V <sub>SS</sub> pin	100 mA
Maximum current into V <sub>DD</sub> pin	100 mA
Maximum current into PxA, PxW & PxB pins	±2.5 mA
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
Package power dissipation ( $T_A = +50^{\circ}C$ , $T_J = +150^{\circ}C$ )	
MSSOP-8	473 mW
MSSOP-10	495 mW
DFN-8 (3x3)	1.76W
DFN-10 (3x3)	1.87W
TSSOP-14	1.00W
QFN-16 (4x4)	2.18W
Soldering temperature of leads (10 seconds)	+300°C
ESD protection on all pins	≥4 kV (HBM),
	≥ 300V (MM)
Maximum Junction Temperature (T <sub>J</sub> )	+150°C

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### AC/DC CHARACTERISTICS

		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
DC Characteristics		All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD} = 5.5V$ , $T_A = +25^{\circ}C$ .								
Parameters	Sym	Min	Тур	Мах	Units	Conditions				
Supply Voltage	V <sub>DD</sub>	2.7	—	5.5	V					
		1.8	—	2.7	V	Serial Interface only.				
HVC pin voltage range	V <sub>HV</sub>	V <sub>SS</sub>	—	12.5V	V	$V_{DD} \ge 4.5V$ The HVC pin will be at one of three input levels				
		$V_{SS}$	_	V <sub>DD</sub> + 8.0V	V	V <sub>DD</sub> < (V <sub>IL</sub> , V <sub>IH</sub> or V <sub>IHH</sub> ). ( <b>Note 6</b> ) 4.5V				
VDD Start Voltage to ensure Wiper Reset	V <sub>BOR</sub>	-	_	1.65	V	RAM retention voltage ( $V_{RAM}$ ) < $V_{BOF}$				
VDD Rise Rate to ensure Power-on Reset	V <sub>DDRR</sub>		(Note 9)		V/ms					
Delay after device exits the reset state $(V_{DD} > V_{BOR})$	T <sub>BORD</sub>	-	10	20	μs					
Supply Current (Note 10)	I <sub>DD</sub>	_	_	600	μA	Serial Interface Active, $HVC/A0 = V_{IH}$ (or $V_{IL}$ ) (Note 11) Write all 0's to Volatile Wiper 0 $V_{DD} = 5.5V$ , $F_{SCL} = 3.4$ MHz				
				250	μA	Serial Interface Active, $HVC/A0 = V_{IH}$ (or $V_{IL}$ ) (Note 11) Write all 0's to Volatile Wiper 0 $V_{DD} = 5.5V$ , $F_{SCL} = 100$ kHz				
			_	575	μA	EE Write Current (Write Cycle) (Nonvolatile device only), $V_{DD} = 5.5V$ , $F_{SCL} = 400$ kHz, Write all 0's to Nonvolatile Wiper 0 SCL = $V_{IL}$ or $V_{IH}$				
		- 2.5		5	μA	Serial Interface Inactive, (Stop condition, SCL = SDA = $V_{IH}$ ), Wiper = 0 $V_{DD}$ = 5.5V, HVC/A0 = $V_{IH}$				

- **2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly overvoltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP45X2 and MCP46X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 =  $V_{IHH}$ , the I<sub>DD</sub> current is less due to current into the HVC/A0 pin. See I<sub>PU</sub> specification.

		Standard Operating	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
DC Characteristics	3	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD} = 5.5V$ , $T_A = +25^{\circ}C$ .								
Parameters	Sym	Min	Тур	Max	Units		Conditions			
Resistance	R <sub>AB</sub>	4.0	5	6.0	kΩ	-502 dev	vices (Note 1)			
(± 20%)		8.0	10	12.0	kΩ	-103 dev	vices (Note 1)			
		40.0	50	60.0	kΩ	-503 dev	vices (Note 1)			
		80.0	100	120.0	kΩ	-104 dev	vices (Note 1)			
Resolution	N		257		Taps	8-bit	No Missing Codes			
			129		Taps	7-bit	No Missing Codes			
Step Resistance	R <sub>S</sub>	—	R <sub>AB</sub> / (256)	—	Ω	8-bit Note 6				
		—	R <sub>AB</sub> / (128)	_	Ω	7-bit	Note 6			
Nominal Resistance Match	R <sub>AB0</sub> - R <sub>AB1</sub>   / R <sub>AB</sub>	—	0.2	1.25	%	MCP462	<b>X1</b> devices only			
	R <sub>BW0</sub> - R <sub>BW1</sub>   / R <sub>BW</sub>	—	0.25	1.5	%	MCP462 Code =	<b>K2</b> devices only, Full-Scale			
Wiper Resistance	R <sub>W</sub>		75	160	Ω	$V_{DD} = 5$	.5 V, $I_W = 2.0$ mA, code = 00h			
(Note 3, Note 4)		_	75	300	Ω	$V_{DD} = 2$	.7 V, $I_W = 2.0 \text{ mA}$ , code = 00h			
Nominal	$\Delta R_{AB} / \Delta T$	_	50		ppm/°C	$T_{A} = -20$	°C to +70°C			
Resistance		—	100	_	ppm/°C	$T_{A} = -40$	°C to +85°C			
Tempco		—	150	_	ppm/°C	$T_{A} = -40$	°C to +125°C			
Ratiometeric Tempco	$\Delta V_{WB} / \Delta T$	—	15	_	ppm/°C	Code =	Mid-scale (80h or 40h)			
Resistor Terminal Input Voltage Range (Terminals A, B and W)	V <sub>A</sub> ,V <sub>W</sub> ,V <sub>B</sub>	Vss		V <sub>DD</sub>	V	Note 5,	Note 6			

- 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes V<sub>WZSE</sub> and V<sub>WFSE</sub>.
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly overvoltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP45X2 and MCP46X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- 11: When HVC/A0 =  $V_{IHH}$ , the I<sub>DD</sub> current is less due to current into the HVC/A0 pin. See I<sub>PU</sub> specification.

		$\begin{array}{llllllllllllllllllllllllllllllllllll$									
DC Characteristics	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD} = 5.5V$ , $T_A = +25^{\circ}C$ .										
Parameters	Sym	Min	Min Typ Max Units Condition								
Maximum current through Terminal	Ι <sub>Τ</sub>			2.5	mA	Terminal A	I <sub>AW</sub> , W = Full-Scale (FS)				
(A, W or B) Note 6			—	2.5	mA	Terminal B	I <sub>BW</sub> , W = Zero Scale (ZS)				
		—	_	2.5	mA	Terminal W	I <sub>AW</sub> or I <sub>BW</sub> , W = FS or ZS				
		_		1.38	mA	Terminal A and Terminal B	$\begin{split} I_{AB}, \ V_B &= 0V, \\ V_A &= 5.5V, \\ R_{AB(MIN)} &= 4000 \end{split}$				
		_		0.688	mA		$\begin{split} I_{AB}, \ V_B &= 0V, \\ V_A &= 5.5V, \\ R_{AB(MIN)} &= 8000 \end{split}$				
		_	_	0.138	mA		$\begin{split} I_{AB}, V_B &= 0V, \\ V_A &= 5.5V, \\ R_{AB(MIN)} &= 40000 \end{split}$				
		—		0.069	mA		$I_{AB}, V_B = 0V,$ $V_A = 5.5V,$ $R_{AB(MIN)} = 80000$				
Leakage current	I <sub>WL</sub>	—	100		nA	MCP4XX1 PxA =	$PxW = PxB = V_{SS}$				
into A, W or B		_	100	_	nA	MCP4XX2 PxB =	$PxW = V_{SS}$				
	_	100	_	nA	Terminals Disconnected (R1HW = R0HW = 0)						

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

**2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .

3: MCP4XX1 only.

4: MCP4XX2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .

- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly overvoltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP45X2 and MCP46X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- 11: When HVC/A0 =  $V_{IHH}$ , the I<sub>DD</sub> current is less due to current into the HVC/A0 pin. See I<sub>PU</sub> specification.

	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)									
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD} = 5.5V$ , T <sub>A</sub> = +25°C.								
Parameters	Sym	Sym Min Typ Max Units Conditions								
Full-Scale Error	V <sub>WFSE</sub>	-6.0	-0.1	_	LSb	5 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
(MCP4XX1 only)		-4.0	-0.1	_	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$		
(3-bit code = 100n, 7-bit code = 80h)		-3.5	-0.1	—	LSb	10 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
		-2.0	-0.1	_	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
		-0.8	-0.1	_	LSb	50 k $\Omega$	8-bit	$3.0V \leq V_{DD} \leq 5.5V$		
		-0.5	-0.1	_	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
			-0.1	—	LSb	100 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
		-0.5	-0.1	_	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
Zero-Scale Error	V <sub>WZSE</sub>		+0.1	+6.0	LSb	5 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
( <b>MCP4XX1</b> only)			+0.1	+3.0	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
(3-bit code = 00h) 7-bit code = 00h)			+0.1	+3.5	LSb	10 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
		—	+0.1	+2.0	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
		—	+0.1	+0.8	LSb	50 k $\Omega$	8-bit	$3.0V \le V_{DD} \le 5.5V$		
		—	+0.1	+0.5	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
			+0.1	+0.5	LSb	100 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
		—	+0.1	+0.5	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$		
Potentiometer	INL	-1	±0.5	+1	LSb	8-bit	$3.0V \leq V_{I}$	$_{OD} \le 5.5 V$		
Integral Non-linearity		-0.5	±0.25	+0.5	LSb	7-bit	MCP4XX1 devices only (Note 2)			
Potentiometer	DNL	-0.5	±0.25	+0.5	LSb	8-bit	$3.0V \le V_I$	<sub>DD</sub> ≤ 5.5V		
Differential Non-linearity		-0.25	±0.125	+0.25	LSb	7-bit	MCP4XX1 devices only (Note 2)			

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

**2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .

- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly overvoltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP45X2 and MCP46X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- 11: When HVC/A0 =  $V_{IHH}$ , the I<sub>DD</sub> current is less due to current into the HVC/A0 pin. See I<sub>PU</sub> specification.

DC Characteristics	3	Standard Operating All parame $V_{DD} = +2.7$ Typical spe	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)}\\ \mbox{Operating Temperature} & -40^\circ C \leq T_A \leq +125^\circ C \ (extended) \\ \mbox{All parameters apply across the specified operating ranges unless noted.}\\ \mbox{V}_{DD} = +2.7V \ to \ 5.5V, \ 5 \ k\Omega, \ 10 \ k\Omega, \ 50 \ k\Omega, \ 100 \ k\Omega \ devices. \\ \mbox{Typical specifications represent values for } V_{DD} = 5.5V, \ T_A = +25^\circ C. \end{array}$							
Parameters	Sym	Min	Тур	Мах	Units		Con	ditions		
Bandwidth -3 dB	BW	—	2	_	MHz	5 kΩ	8-bit	Code = 80h		
(See Figure 2-58,		—	2		MHz		7-bit	Code = 40h		
10ad = 30  pm)			1		MHz	10 kΩ	8-bit	Code = 80h		
			1		MHz		7-bit	Code = 40h		
			200	_	kHz	50 k $\Omega$	8-bit	Code = 80h		
			200	_	kHz		7-bit	Code = 40h		
			100	—	kHz	100 kΩ	8-bit	Code = 80h		
		—	100	—	kHz		7-bit	Code = 40h		

- **2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly overvoltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP45X2 and MCP46X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 =  $V_{IHH}$ , the I<sub>DD</sub> current is less due to current into the HVC/A0 pin. See I<sub>PU</sub> specification.

		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD} = 5.5V$ , $T_A = +25^{\circ}C$ .								
Parameters	Sym	Min	Тур	Max	Units		Conditions			
Rheostat Integral	R-INL	-1.5	±0.5	+1.5	LSb	5 kΩ	8-bit	5.5V, I <sub>W</sub> = 900 μA		
Non-linearity MCP45X1		-8.25	+4.5	+8.25	LSb			3.0V, I <sub>W</sub> = 480 μA ( <b>Note 7</b> )		
(Note 4, Note 8) MCP4XX2 devices		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, $I_W = 900 \ \mu A$		
only (Note 4)		-6.0	+4.5	+6.0	LSb			3.0V, I <sub>W</sub> = 480 μA ( <b>Note 7</b> )		
		-1.5	±0.5	+1.5	LSb	10 kΩ	8-bit	5.5V, $I_W = 450 \ \mu A$		
		-5.5	+2.5	+5.5	LSb			3.0V, I <sub>W</sub> = 240 μA ( <b>Note 7</b> )		
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, $I_W = 450 \ \mu A$		
		-4.0	+2.5	+4.0	LSb			3.0V, I <sub>W</sub> = 240 μA ( <b>Note 7</b> )		
		-1.5	±0.5	+1.5	LSb	50 kΩ	8-bit	5.5V, I <sub>W</sub> = 90 μA		
		-2.0	+1	+2.0	LSb			3.0V, I <sub>W</sub> = 48 μA ( <b>Note 7</b> )		
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, I <sub>W</sub> = 90 μA		
		-1.5	+1	+1.5	LSb			3.0V, I <sub>W</sub> = 48 μA ( <b>Note 7</b> )		
		-1.0	±0.5	+1.0	LSb	100 kΩ	8-bit	5.5V, I <sub>W</sub> = 45 μA		
		-1.5	+0.25	+1.5	LSb			3.0V, I <sub>W</sub> = 24 μA ( <b>Note 7</b> )		
		-0.8	±0.5	+0.8	LSb		7-bit	5.5V, I <sub>W</sub> = 45 μA		
		-1.125	+0.25	+1.125	LSb			3.0V, I <sub>W</sub> = 24 μA ( <b>Note 7</b> )		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

**2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .

- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes V<sub>WZSE</sub> and V<sub>WFSE</sub>.
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly overvoltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP45X2 and MCP46X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 =  $V_{IHH}$ , the I<sub>DD</sub> current is less due to current into the HVC/A0 pin. See I<sub>PU</sub> specification.

	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)									
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD} = 5.5V$ , $T_A = +25^{\circ}C$ .								
Parameters	Sym	Min	Тур	Max	Units	Conditions				
Rheostat	R-DNL	-0.5	±0.25	+0.5	LSb	5 kΩ	8-bit	5.5V, $I_W = 900 \ \mu A$		
Differential Non-linearity		-1.0	+0.5	+1.0	LSb			3.0V, I <sub>W</sub> = 480 μA ( <b>Note 7</b> )		
(Note 4, Note 8)		-0.375	±0.25	+0.375	LSb		7-bit	$5.5V, I_W = 900 \ \mu A$		
MCP4XX2 devices only		-0.75	+0.5	+0.75	LSb			3.0V, I <sub>W</sub> = 480 μA ( <b>Note 7</b> )		
(Note 4)		-0.5	±0.25	+0.5	LSb	10 kΩ	8-bit 7-bit	5.5V, I <sub>W</sub> = 450 μA		
		-1.0	+0.25	+1.0	LSb			3.0V, I <sub>W</sub> = 240 μA ( <b>Note 7</b> )		
		-0.375	±0.25	+0.375	LSb	50 kΩ		5.5V, I <sub>W</sub> = 450 μA		
		-0.75	+0.5	+0.75	LSb			3.0V, I <sub>W</sub> = 240 μA ( <b>Note 7</b> )		
		-0.5	±0.25	+0.5	LSb		8-bit	5.5V, $I_W = 90 \ \mu A$		
		-0.5	±0.25	+0.5	LSb			3.0V, I <sub>W</sub> = 48 μA ( <b>Note 7</b> )		
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I <sub>W</sub> = 90 μA		
		-0.375	±0.25	+0.375	LSb			3.0V, I <sub>W</sub> = 48 μA ( <b>Note 7</b> )		
		-0.5	±0.25	+0.5	LSb	100 kΩ	8-bit	5.5V, I <sub>W</sub> = 45 μA		
		-0.5	±0.25	+0.5	LSb			3.0V, I <sub>W</sub> = 24 μA ( <b>Note 7</b> )		
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I <sub>W</sub> = 45 μA		
		-0.375	±0.25	+0.375	LSb			3.0V, I <sub>W</sub> = 24 μA ( <b>Note 7</b> )		
Capacitance (P <sub>A</sub> )	C <sub>AW</sub>	—	75	_	pF	f =1 MH	f =1 MHz, Code = Full-Scale			
Capacitance $(P_w)$	C <sub>W</sub>	—	120	—	pF	f =1 MH	f =1 MHz, Code = Full-Scale			
Capacitance (P <sub>B</sub> )	C <sub>BW</sub>	—	75	—	pF	f =1 MH	z, Code =	Full-Scale		

- **2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes V<sub>WZSE</sub> and V<sub>WFSE</sub>.
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly overvoltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP45X2 and MCP46X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- 11: When HVC/A0 =  $V_{IHH}$ , the I<sub>DD</sub> current is less due to current into the HVC/A0 pin. See I<sub>PU</sub> specification.

		Standard Operating	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)									
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD} = 5.5V$ , $T_A = +25^{\circ}C$ .										
Parameters	Sym	Min	Min Typ Max Units Condition					ditions				
Digital Inputs/Outp	outs (SDA, SCI	K, HVC/A0,	A1, A2, V	/P)								
Schmitt Trigger V <sub>IH</sub> High-Input Threshold		0.45 V <sub>DD</sub>			V	$\begin{tabular}{ c c c c c } All & 2.7V \le V_{DD} \le 5.5V \\ Inputs & (Allows 2.7V \ Digita except & 5V \ Analog \ V_{DD}) \end{tabular}$		$_{DD} \le 5.5V$ .7V Digital V <sub>DD</sub> with g V <sub>DD</sub> )				
		0.5 V <sub>DD</sub>	_		V	SDA and SCL	1.8V ≤ V <sub>[</sub>	<sub>DD</sub> ≤ 2.7V				
		0.7 V <sub>DD</sub>		V <sub>MAX</sub>	V	0.5.4	100 kHz					
		$0.7 V_{DD}$		V <sub>MAX</sub>	V	SDA	400 kHz					
		0.7 V <sub>DD</sub>	—	V <sub>MAX</sub>	V	SCL	1.7 MHz					
		0.7 V <sub>DD</sub>	—	V <sub>MAX</sub>	V		3.4 Mhz					
Schmitt Trigger	V <sub>IL</sub>	—	—	$0.2V_{DD}$	V	All input	s except S	DA and SCL				
Low-Input Threshold		-0.5		0.3V <sub>DD</sub>	V	SDA and	100 kHz					
		-0.5		$0.3V_{DD}$	V		400 kHz					
		-0.5		$0.3V_{DD}$	V	SCL	1.7 MHz					
		-0.5	—	$0.3V_{DD}$	V		3.4 Mhz					
Hysteresis of	V <sub>HYS</sub>		$0.1 V_{DD}$		V	All input	s except S	DA and SCL				
Schmitt Trigger		N.A.	—		V	-	100 kHz	V <sub>DD</sub> < 2.0V				
inpute (inete e)		N.A.	—		V	004		$V_{DD} \ge 2.0V$				
		0.1 V <sub>DD</sub>			V	and	400 kHz	V <sub>DD</sub> < 2.0V				
		0.05 V <sub>DD</sub>			V	SCL		$V_{DD} \ge 2.0V$				
		0.1 V <sub>DD</sub>			V	_	1.7 MHz					
		0.1 V <sub>DD</sub>			V		3.4 Mhz					
High-Voltage Input Entry Voltage	V <sub>IHHEN</sub>	8.5	_	12.5 <sup>(6)</sup>	V	Thresho	old for Wipe	erLock™ Technology				
High-Voltage Input Exit Voltage	V <sub>IHHEX</sub>	—	—	V <sub>DD</sub> + 0.8V (6)	V							
High-Voltage Limit	V <sub>MAX</sub>	_	_	12.5 <sup>(6)</sup>	V	Pin can	tolerate V	MAX or less.				

- **2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes V<sub>WZSE</sub> and V<sub>WFSE</sub>.
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly overvoltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP45X2 and MCP46X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 =  $V_{IHH}$ , the I<sub>DD</sub> current is less due to current into the HVC/A0 pin. See I<sub>PU</sub> specification.

		$\begin{array}{llllllllllllllllllllllllllllllllllll$									
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD} = 5.5V$ , $T_A = +25^{\circ}C$ .									
Parameters	Sym	Min	Тур	Max	Units		Conditions				
Output Low	V <sub>OL</sub>	V <sub>SS</sub>	—	$0.2V_{DD}$	V	$V_{DD} < 2$	2.0V, I <sub>OL</sub> = 1 mA				
Voltage (SDA)		V <sub>SS</sub>	—	0.4	V	$V_{DD} \ge 2$	2.0V, I <sub>OL</sub> = 3 mA				
Weak Pull-up / Pull-down Current	I <sub>PU</sub>		—	1.75	mA	Internal V <sub>DD</sub> = 5	V <sub>DD</sub> pull-up, V <sub>IHH</sub> pull-down 5.5V, V <sub>IHH</sub> = 12.5V				
		—	170	—	μA	HVC pi	n, V <sub>DD</sub> = 5.5V, V <sub>HVC</sub> = 3V				
HVC Pull-up / Pull-down Resistance	R <sub>HVC</sub>	_	16	—	kΩ	V <sub>DD</sub> = 5	5.5V, V <sub>HVC</sub> = 3V				
Input Leakage Cur- rent	IIL	-1	—	1	μA	$V_{IN} = V_{DD}$ and $V_{IN} = V_{SS}$					
Pin Capacitance	C <sub>IN</sub> , C <sub>OUT</sub>		10	_	рF	f <sub>C</sub> = 3.4 MHz					
RAM (Wiper) Value	•										
Value Range	Ν	0h	—	1FFh	hex	8-bit de	vice				
		0h	—	1FFh	hex	7-bit de	vice				
TCON POR/BOR Value	N <sub>TCON</sub>		1FFh		hex	All Tern	ninals connected				
EEPROM											
Endurance	E <sub>ndurance</sub>	—	1M	—	Cycles						
EEPROM Range	Ν	0h	—	1FFh	hex		1				
Initial Factory	Ν		80h		hex	8-bit	WiperLock Technology = Off				
Setting			40h		hex	7-bit	WiperLock Technology = Off				
EEPROM Programming Write Cycle Time	t <sub>WC</sub>	_	5	10	ms						
Power Requirement	nts										
Power Supply Sensitivity	PSS	—	0.0015	0.0035	%/%	8-bit	$V_{DD} = 2.7V$ to 5.5V, $V_A = 2.7V$ , Code = 80h				
(MCP45X2 and MCP46X2 only)		—	0.0015	0.0035	%/%	7-bit	$V_{DD} = 2.7V$ to 5.5V, $V_A = 2.7V$ , Code = 40h				

- **2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly overvoltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP45X2 and MCP46X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network.
- **11:** When HVC/A0 =  $V_{IHH}$ , the I<sub>DD</sub> current is less due to current into the HVC/A0 pin. See I<sub>PU</sub> specification.



**FIGURE 1-1:** I<sup>2</sup>C Bus Start/Stop Bits Timing Waveforms.

#### TABLE 1-1: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

I <sup>2</sup> C AC (	Characteri	stics	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions		
	F <sub>SCL</sub>		Standard mode	0	100	kHz	C <sub>b</sub> = 400 pF, 1.8V - 5.5V		
			Fast mode	0	400	kHz	C <sub>b</sub> = 400 pF, 2.7V - 5.5V		
			High-Speed 1.7	0	1.7	MHz	C <sub>b</sub> = 400 pF, 4.5V - 5.5V		
			High-Speed 3.4	0	3.4	MHz	C <sub>b</sub> = 100 pF, 4.5V - 5.5V		
D102	Cb	Bus capacitive	100 kHz mode	_	400	pF			
		loading	400 kHz mode	_	400	pF			
			1.7 MHz mode	_	400	pF			
			3.4 MHz mode	_	100	pF			
90	TSU:STA	START condition	100 kHz mode	4700		ns	Only relevant for repeated		
	Setup time		400 kHz mode	600	—	ns	START condition		
			1.7 MHz mode	160		ns			
			3.4 MHz mode	160		ns			
91	THD:STA	START condition	100 kHz mode	4000		ns	After this period the first		
		Hold time	400 kHz mode	600	_	ns	clock pulse is generated		
			1.7 MHz mode	160		ns			
			3.4 MHz mode	160		ns			
92	Tsu:sto	STOP condition	100 kHz mode	4000	_	ns			
		Setup time	400 kHz mode	600		ns			
			1.7 MHz mode	160		ns			
			3.4 MHz mode	160	—	ns			
93	THD:STO	STOP condition	100 kHz mode	4000	—	ns			
		Hold time	400 kHz mode	600	—	ns			
			1.7 MHz mode	160		ns			
			3.4 MHz mode	160	—	ns			



FIGURE 1-2:	I <sup>2</sup> C Bus Data Timing.
	0

#### TABLE 1-2: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE)

I <sup>2</sup> C AC Characteristics			Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le Ta \le +125^{\circ}C$ (Extended)Operating Voltage V <sub>DD</sub> range is described in AC/DC characteristics					
Param. No.	Sym	Characteristic		Min	Мах	Units	Conditions	
100	THIGH	Clock high time	100 kHz mode	4000		ns	1.8V-5.5V	
			400 kHz mode	600	_	ns	2.7V-5.5V	
			1.7 MHz mode	120		ns	4.5V-5.5V	
			3.4 MHz mode	60	_	ns	4.5V-5.5V	
101	TLOW	Clock low time	100 kHz mode	4700		ns	1.8V-5.5V	
			400 kHz mode	1300	_	ns	2.7V-5.5V	
			1.7 MHz mode	320		ns	4.5V-5.5V	
			3.4 MHz mode	160		ns	4.5V-5.5V	

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I<sup>2</sup>C-bus device can be used in a standard-mode (100 kHz) I<sup>2</sup>C-bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.

 $T_R max.+t_{SU;DAT} = 1000 + 250 = 1250 ns$  (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.

- 3: The MCP46X1/MCP46X2 device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
- 4: Use Cb in pF for the calculations.
- 5: Not tested.
- 6: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- 7: Ensured by the T<sub>AA</sub> 3.4 MHz specification test.

I <sup>2</sup> C AC Cł	aracterist	ics	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions	
102A <sup>(5)</sup>	T <sub>RSCL</sub>	SCL rise time	100 kHz mode		1000	ns	Cb is specified to be from	
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF maxi- mum for 3.4 MHz mode)	
			1.7 MHz mode	20	80	ns		
			1.7 MHz mode 20 160 ns After a R dition or a bit				After a Repeated Start con- dition or an Acknowledge bit	
			3.4 MHz mode	10	40	ns		
			3.4 MHz mode	10	80	ns	After a Repeated Start condition or an Acknowl- edge bit	
102B <sup>(5)</sup> 1	T <sub>RSDA</sub>	SDA rise time	100 kHz mode — 1000		ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF ma: for 3.4 MHz mode)	
			1.7 MHz mode	20	160	ns		
			3.4 MHz mode	10	80	ns		
103A (5) T <sub>FSCL</sub>		SCL fall time	100 kHz mode		300	ns	Cb is specified to be from	
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max for 3.4 MHz mode)	
			1.7 MHz mode	20	80	ns		
			3.4 MHz mode	10	40	ns		
103B <sup>(5)</sup>	T <sub>FSDA</sub>	SDA fall time	100 kHz mode		300	ns	Cb is specified to be from	
			400 kHz mode	20 + 0.1Cb <sup>(4)</sup>	300	ns	10 to 400 pF (100 pF max for 3.4 MHz mode)	
			1.7 MHz mode	20	160	ns		
			3.4 MHz mode	10	80	ns		
106	T <sub>HD:DAT</sub>	T Data input hold time	100 kHz mode	0	—	ns	1.8V-5.5V, Note 6	
			400 kHz mode	0	—	ns	2.7V-5.5V, Note 6	
			1.7 MHz mode	0	—	ns	4.5V-5.5V, Note 6	
			3.4 MHz mode	0	_	ns	4.5V-5.5V, Note 6	

#### TABLE 1-2: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

**2:** A fast-mode (400 kHz)  $I^2$ C-bus device can be used in a standard-mode (100 kHz)  $I^2$ C-bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.

 $T_R$  max.+ $t_{SU;DAT}$  = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.

- 3: The MCP46X1/MCP46X2 device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
- 4: Use Cb in pF for the calculations.
- 5: Not tested.
- 6: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- 7: Ensured by the T<sub>AA</sub> 3.4 MHz specification test.

I <sup>2</sup> C AC Characteristics			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions	
107	T <sub>SU:DAT</sub>	Data input setup	100 kHz mode	250	—	ns	Note 2	
		time	400 kHz mode	100	—	ns		
			1.7 MHz mode	10	—	ns		
			3.4 MHz mode	10	—	ns		
109	T <sub>AA</sub>	Output valid	100 kHz mode	_	3450	ns	Note 1	
		from clock	400 kHz mode	_	900	ns		
			1.7 MHz mode	—	150	ns	Cb = 100 pF, <b>Note 1, Note 7</b>	
			_	310	ns	Cb = 400 pF, Note 1, Note 5		
			3.4 MHz mode		150	ns	Cb = 100 pF, <b>Note 1</b>	
110	TBUF	Bus free time	100 kHz mode	4700	—	ns	Time the bus must be free	
			400 kHz mode	1300	—	ns	before a new transmission	
			1.7 MHz mode	N.A.	—	ns	Carl Start	
			3.4 MHz mode	N.A.	—	ns		
	T <sub>SP</sub> Input filter spik		100 kHz mode		50	ns	Philips Spec states N.A.	
		suppression (SDA and SCL)	400 kHz mode		50	ns		
			1.7 MHz mode	_	10	ns	Spike suppression	
			3.4 MHz mode	—	10	ns	Spike suppression	

#### **TABLE 1-2:** I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED) .

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I<sup>2</sup>C-bus device can be used in a standard-mode (100 kHz) I<sup>2</sup>C-bus system, but the requirement  $t_{SU:DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.

 $T_R$  max.+ $t_{SU:DAT}$  = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.

- 3: The MCP46X1/MCP46X2 device must provide a data hold time to bridge the undefined part between VIH and  $V_{II}$  of the falling edge of the SCL signal. This specification is not a part of the  $I^2C$  specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
- 4: Use Cb in pF for the calculations.
- 5: Not tested.
- 6: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- Ensured by the T<sub>AA</sub> 3.4 MHz specification test. 7:

#### **TEMPERATURE CHARACTERISTICS**

Electrical Specifications: Unless otherwise indicated, $V_{DD} = +2.7V$ to $+5.5V$ , $V_{SS} = GND$ .								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	Τ <sub>Α</sub>	-40	—	+125	°C			
Operating Temperature Range	Τ <sub>Α</sub>	-40	—	+125	°C			
Storage Temperature Range	Τ <sub>Α</sub>	-65	—	+150	°C			
Thermal Package Resistances								
Thermal Resistance, 8L-DFN (3x3)	$\theta_{JA}$	_	56.7	_	°C/W			
Thermal Resistance, 8L-MSOP	$\theta_{JA}$	_	211	_	°C/W			
Thermal Resistance, 8L-SOIC	$\theta_{JA}$		149.5		°C/W			
Thermal Resistance, 10L-DFN (3x3)	$\theta_{JA}$	_	57	_	°C/W			
Thermal Resistance, 10L-MSOP	$\theta_{JA}$	_	202	_	°C/W			
Thermal Resistance, 14L-MSOP	$\theta_{JA}$	_	N/A	_	°C/W			
Thermal Resistance, 14L-SOIC	$\theta_{JA}$	_	95.3	_	°C/W			
Thermal Resistance, 16L-QFN	$\theta_{JA}$	_	47	_	°C/W			

NOTES:

#### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



**FIGURE 2-1:** Device Current ( $I_{DD}$ ) vs.  $f^{2}C$ Frequency ( $f_{SCL}$ ) and Ambient Temperature ( $V_{DD} = 2.7V$  and 5.5V).



**FIGURE 2-2:** Device Current ( $I_{SHDN}$ ) and  $V_{DD}$ . (HVC =  $V_{DD}$ ) vs. Ambient Temperature.



**FIGURE 2-3:** Write Current (I<sub>WRITE</sub>) vs. Ambient Temperature.



FIGURE 2-4:HVC Pull-up/Pull-downResistance ( $R_{HVC}$ ) and Current ( $I_{HVC}$ ) vs. HVCInput Voltage ( $V_{HVC}$ ) ( $V_{DD}$  = 5.5V).



**FIGURE 2-5:** HVC High Input Entry/Exit Threshold vs. Ambient Temperature and V<sub>DD</sub>.



**FIGURE 2-6:**  $5 k\Omega$  Pot Mode  $- R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).



**FIGURE 2-7:**  $5 k\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).



**FIGURE 2-8:**  $5 k\Omega$  Rheo Mode  $- R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).



**FIGURE 2-9:**  $5 \ k\Omega$  Rheo Mode  $- R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).



**FIGURE 2-10:**  $5 k\Omega$  – Nominal Resistance ( $\Omega$ ) vs. Ambient Temperature and V<sub>DD</sub>.



**FIGURE 2-11:**  $5 k\Omega - R_{WB}(\Omega)$  vs. Wiper Setting and Ambient Temperature.



**FIGURE 2-12:**  $5 k\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1 µs/Div).



**FIGURE 2-13:**  $5 k\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1 µs/Div).



**FIGURE 2-14:**  $5 k\Omega$  – Power-Up Wiper Response Time (20 ms/Div).



**FIGURE 2-15:**  $5 k\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1 µs/Div).



**FIGURE 2-16:**  $5 \text{ k}\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1 µs/Div).



**FIGURE 2-17:** 10 k $\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).



**FIGURE 2-18:** 10 k $\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).



**FIGURE 2-19:** 10 k $\Omega$  Rheo Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).



**FIGURE 2-20:** 10 k $\Omega$  Rheo Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).



**FIGURE 2-21:** 10 k $\Omega$  – Nominal Resistance ( $\Omega$ ) vs. Ambient Temperature and V<sub>DD</sub>.



**FIGURE 2-22:** 10 k $\Omega$  –  $R_{WB}$  ( $\Omega$ ) vs. Wiper Setting and Ambient Temperature.



**FIGURE 2-23:** 10 k $\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1  $\mu$ s/Div).



**FIGURE 2-24:** 10 k $\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1  $\mu$ s/Div).



**FIGURE 2-25:** 10 k $\Omega$  – Power-Up Wiper Response Time (1  $\mu$ s/Div).



**FIGURE 2-26:** 10 k $\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1  $\mu$ s/Div).



**FIGURE 2-27:** 10 k $\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1  $\mu$ s/Div).