imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





MCP45HVX1

7/8-Bit Single, +36V (±18V) Digital POT with I^2C^{TM} Serial Interface and Volatile Memory

Features:

- High-Voltage Analog Support:
 - +36V Terminal Voltage Range (DGND = V-)
 - ±18V Terminal Voltage Range
 - (DGND = V- + 18V)
- Wide Operating Voltage:
 - Analog: 10V to 36V (specified performance)
 - Digital: 2.7V to 5.5V
 - 1.8V to 5.5V (V_L \ge V- + 2.7V)
- Single-Resistor Network
- Resistor Network Resolution
 - 7-bit: 127 Resistors (128 Taps)
 - 8-bit: 255 Resistors (256 Taps)
- R_{AB} Resistance Options:
 - $-5 k\Omega$ $-10 k\Omega$
 - 50 kΩ 100 kΩ
- High Terminal/Wiper Current (I_W) Support:
 - 25 mA (for 5 kΩ)
 - 12.5 mA (for 10 kΩ)
 - 6.5 mA (for 50 k Ω and 100 k $\Omega)$
- Zero-Scale to Full-Scale Wiper Operation
- Low Wiper Resistance: 75 Ω (typical)
- Low Tempco:
 - Absolute (Rheostat): 50 ppm typical (0°C to +70°C)
 - Ratiometric (Potentiometer): 15 ppm typical
- I²C Serial Interface:
 - 100 kHz, 400 kHz, 1.7 MHz, and 3.4 MHz support
- Resistor Network Terminal Disconnect Via:
 - Shutdown Pin (SHDN)
 - Terminal Control (TCON) Register
- Write Latch (WLAT) Pin to Control Update of Volatile Wiper Register (such as Zero Crossing)
- Power-On Reset/Brown-Out Reset for Both:
 - Digital supply (V_L/DGND); 1.5V typical
 - Analog supply (V+/V-); 3.5V typical
- Serial Interface Inactive Current (3 µA typical)
- 500 kHz Typical Bandwidth (-4 dB) Operation (5.0 k Ω Device)
- Extended Temperature Range (-40°C to +125°C)
- Package Types: TSSOP-14 and QFN-20 (5x5)



Description:

The MCP45HVX1 family of devices have dual power rails (analog and digital). The analog power rail allows high voltage on the resistor network terminal pins. The analog voltage range is determined by the V+ and V– voltages. The maximum analog voltage is +36V, while the operating analog output minimum specifications are specified from either 10V or 20V. As the analog supply voltage becomes smaller, the analog switch resistances increase, which affect certain performance specifications. The system can be implemented as dual rail (±18V) relative to the digital logic ground (DGND).

The device also has a Write Latch (\overline{WLAT}) function, which will inhibit the volatile Wiper register from being updated (latched) with the received data, until the \overline{WLAT} pin is Low. This allows the application to specify a condition where the volatile Wiper register is updated (such as zero crossing).

MCP45HVX1

Device Block Diagram



Device Features

Dovice	POTs	Wiper	trol face	Wiper ting	Resistance (Nun o	nber f:	Specified Operating Range		
Device	# of I	Configuration	Con Inter	POR Set	R _{AB} Options (kΩ)	Wiper- R _W (Ω)	RS	Taps	V _L ⁽²⁾	V+ ⁽³⁾
MCP45HV31	1	Potentiometer ⁽¹⁾	l ² C™	3Fh	5.0, 10.0, 50.0, 100.0	75	127	128	1.8V to 5.5V	10V ⁽⁴⁾ to 36V
MCP45HV51	1	Potentiometer ⁽¹⁾	l ² C	7Fh	5.0, 10.0, 50.0, 100.0	75	255	256	1.8V to 5.5V	10V ⁽⁴⁾ to 36V
MCP41HV31 ⁽⁵⁾	1	Potentiometer	SPI	3Fh	5.0, 10.0, 50.0, 100.0	75	127	128	1.8V to 5.5V	10V ⁽⁴⁾ to 36V
MCP41HV51 ⁽⁵⁾	1	Potentiometer ⁽⁵⁾	SPI	7Fh	5.0, 10.0, 50.0, 100.0	75	255	256	1.8V to 5.5V	10V ⁽⁴⁾ to 36V

Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).

2: This is relative to the DGND signal. There is a separate requirement for the V+/V- voltages. V_L \geq V- + 2.7V.

3: Relative to V-, the V_L and DGND signals must be between (inclusive) V- and V+.

4: Analog operation will continue while the V+ voltage is above the device's analog Power-On Reset (POR)/ Brown-out Reset (BOR) voltage. Operational characteristics may exceed specified limits while the V+ voltage is below the specified minimum voltage.

5: For additional information on these devices, refer to DS20005207.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Voltage on V- with respect to DGND	DGND + 0.6V to -40.0V
Voltage on V+ with respect to DGND	DGND - 0.3V to 40.0V
Voltage on V+ with respect to V-	DGND - 0.3V to 40.0V
Voltage on V _L with respect to V+	-0.6V to -40.0V
Voltage on V _L with respect to V	-0.6V to +40.0V
Voltage on V _L with respect to DGND	-0.6V to +7.0V
Voltage on SCL, SDA, A0, A1, WLAT, and SHDN with respect to DGND	0.6V to V _L + 0.6V
Voltage on all other pins (PxA, PxW, and PxB) with respect to V	-0.3V to V+ + 0.3V
Input clamp current, I_{IK} (V _I < 0, V _I > V _L , V _I > V _{PP} on HV pins)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_L$)	±20 mA
Maximum current out of DGND pin	100 mA
Maximum current into V _L pin	100 mA
Maximum current out of V- pin	100 mA
Maximum current into V+ pin	
Maximum current into PxA, PxW, and PxB pins (Continuous) $R_{AB} = 5 k\Omega$ $R_{AB} = 10 k\Omega$ $R_{AB} = 50 k\Omega$ $R_{AB} = 100 k\Omega$	
Maximum current into PxA, PxW, and PxB pins (Pulsed)	
F_{PULSE} > 10 kHz $F_{PULSE} \leq$ 10 kHz	(Max I _{Continuous}) / (Duty Cycle) (Max I _{Continuous}) / √ (Duty Cycle)
Maximum output current sunk by any Output pin	25 mA
Maximum output current sourced by any Output pin	25 mA
Package Power Dissipation ($T_A = +50^{\circ}C$, $T_J = +150^{\circ}C$) TSSOP-14 QFN-20 (5 x 5)	1000 mW
Soldering temperature of leads (10 seconds)	
ESD protection on all pins Human Body Model (HBM) Machine Model (MM)	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Maximum Junction Temperature (T _J)	150°C
Storage temperature	-65°C to +150°C
Ampient temperature with power applied	40°C to +125°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

AC/DC CHARACTERISTICS

	less otherwise specified) $T_A \le +125^{\circ}C$ (extended)										
DC Characteristics		All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.									
Parameters	Sym.	Min.	Тур.	Max.	Conditions						
Digital Positive	VL	2.7	—	5.5	V	With respect to DGND (Note 4)					
Supply Voltage (VL)		1.8		5.5	V	V _L ≥ V- + 2.7V (Note 1, Note 4)					
		—	—	0	V	With respect to V+					
Analog Positive Supply Voltage (V+)	V+	V _L ⁽¹⁶⁾		36.0	V	With respect to V- (Note 4)					
Digital Ground Voltage (DGND)	V _{DGND}	V-		V+ - V _L	V	With respect to V- (Note 4, Note 5)					
Analog Negative Supply Voltage (V-)	V-	-36.0 + V _L	_	0	V	With respect to DGND and with V_L = 1.8V					
Resistor Network Supply Voltage	V _{RN}	—		36.0	V	Delta voltage between V+ and V- (Note 4)					
V _L Start Voltage to ensure Wiper Reset	V _{DPOR}	—	_	1.8	V	With respect to DGND, V+ > 6.0V RAM retention voltage (V _{RAM}) < V _{DBOR}					
V+ Voltage to ensure Wiper Reset	V _{APOR}	—	—	6.0	V	With respect to V-, V _L = 0V RAM retention voltage (V _{RAM}) < V _{BOR}					
Digital to Analog Level Shifter Operational Voltage	V _{LS}	_	_	2.3	V	V _L to V- voltage. DGND = V-					
Power Rail Voltages during Power-Up (Note 1)	V _{LPOR}	_	_	5.5	V	Digital Powers (V _L /DGND) up 1st: V+ and V- floating or as V+/V- powers-up (V+ must be \geq to DGND) (Note 18)					
	V+ _{POR}	36 V Analog Powers (V+/V-) up 1st: VL and DGND floating or as VL/DGND powers-up (DGND must be between V- and V+ (Note 18))									
V _L Rise Rate to ensure Power-On Reset	V _{LRR}	(1	Note 6)	V/ms	With respect to DGND					

Note 1: This specification by design.

Note 4: V+ voltage is dependent on V- voltage. The maximum delta voltage between V+ and V- is 36V. The digital logic DGND potential can be anywhere between V+ and V-, the V_L potential must be \geq DGND and \leq V+.

Note 5: Minimum value determined by maximum V- to V+ potential equals 36V and minimum V_L = 1.8V for operation. So 36V - 1.8V = 34.2V.

Note 6: POR/BOR is not rate dependent.

Note 16: For specified analog performance, V+ must be 20V or greater (unless otherwise noted).

Note 18: During the power-up sequence, to ensure expected analog POR operation, the two power systems (analog and digital) should have a common reference to ensure that the driven DGND voltage is not at a higher potential than the driven V+ voltage.

DC Characteristic	cs	Standa Operati All para V+ = 10 V+ = + $V_L = +2$ Typical	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)All parameters apply across the specified operating ranges unless noted.V+ = 10V to 36V (referenced to V-);V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> ±5V to ±18V),V_L = +2.7V to 5.5V, 5 k\Omega, 10 k\Omega, 50 k\Omega, 100 k\Omega devices.Typical specifications represent values for VL = 5.5V, TA = +25°C.										
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions							
Delay after device exits the Reset state (V _L > V _{BOR})	T _{BORD}	_	10	20	μs								
Supply Current (Note 7)	IDDD	—	45	650	μA	Serial Interface Active, Write all 0's to Volatile Wiper 0 (address 0h $V_L = 5.5V$, $F_{SCL} = 3.4$ MHz, V- = DGND							
		_	4	7	μA	Serial Interface Inactive, $V_L = 5.5V$, SCL = V_{IH} , Wiper = 0, V- = DGND							
	I _{DDA}	—	—	5	μA	Current V+ to DGND = V- +(V-, PxA = PxB = PxW, (V+/2)						
Resistance	R _{AB}	4.0	5	6.0	kΩ	-502 devices,	V+/V- = 10V to 36V						
(± 20%) (Note 8)		8.0	10	12.0	kΩ	-103 devices,	V+/V- = 10V to 36V						
		40.0	50	60.0	kΩ	-503 devices,	V+/V- = 10V to 36V						
		80.0	100	120.0	kΩ	-104 devices,	V+/V- = 10V to 36V						
R _{AB} Current	I _{AB}		—	9.00	mA	-502 devices	36V / R _{AB(MIN)} ,						
			—	4.50	mA	-103 devices	$V_{-} = -18V, V_{+} = +18V,$						
		—	—	0.90	mA	-503 devices							
		—		0.45	mA	-104 devices							
Resolution	Ν		256		Taps	8-bit	No Missing Codes						
			128	r	Taps	7-bit	No Missing Codes						
Step Resistance	R _S		R _{AB} /(255)	—	Ω	8-bit	Note 1						
(see Appendix B.4)		—	R _{AB} /(127)	—	Ω	7-bit	Note 1						

Note 1: This specification by design.

Note 7: Supply current (IDDD and IDDA) is independent of current through the resistor network.

Note 8: Resistance (RAB) is defined as the resistance between Terminal A to Terminal B.

Note 9: Ensured by the R_{AB} specification and Ohm's Law.

		Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)										
DC Characteristics		All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.										
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions						
Wiper Resistance (see Appendix B.5)	R _W	—	75	170	Ω	I _W = 1 mA	V+ = +18V, V- = -18V, code = 00h, PxA = floating, PxB = V					
		_	145	200	Ω	I _W = 1 mA	V+ = +5.0V, V- = -5.0V, code = 00h, PxA = floating, PxB = V (Note 2)					
Nominal Resistance	$\Delta R_{AB} / \Delta T$	—	50		ppm/°C	$T_A = -40^{\circ}C$ to	+85°C					
Tempco (see Appendix B.23)		_	100		ppm/°C	$T_A = -40^{\circ}C$ to	+125°C					
Ratiometeric Tempco (see Appendix B.22)	$\Delta V_{BW} / \Delta T$	_	15	—	ppm/°C	Code = Mid s	cale (7Fh or 3Fh)					
Resistor Terminal Input Voltage Range (Terminals A, B and W)	V _{A,} V _{W,} V _B	V-		V+	V	Note 1, Note	11					
Current through	I _T , I _W		—	25	mA	-502 devices	$I_{BW(W \neq ZS)}$ and $I_{AW(W \neq FS)}$					
Terminals		_	—	12.5	mA	-103 devices	$I_{BW(W \neq ZS)}$ and $I_{AW(W \neq FS)}$					
(Note 1)			—	6.5	mA	-503 devices	$I_{BW(W \neq ZS)}$ and $I_{AW(W \neq FS)}$					
		_	_	6.5	mA	-104 devices	$I_{BW(W \neq ZS)}$ and $I_{AW(W \neq FS)}$					
				36	mA	$I_{BW(W = ZS)}$, or	I _{AW(W} = FS)					
Leakage current into A, W or B	I _{TL}		5	—	nA	A = W = B = \	/-					

Note 1: This specification by design.

Note 2: This parameter is not tested, but specified by characterization.

Note 11: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

	$\begin{array}{llllllllllllllllllllllllllllllllllll$											
DC Characteristics		All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.										
Parameters	Sym.	Min.	Min. Typ. Max. Units Conditions									
Full Scale Error	V _{WFSE}	-10.5	_	—	LSb	5 kΩ		$V_{AB} = 20V \text{ to } 36V$				
(Potentiometer) (8-bit code = FFh,		-8.5		—	LSb		8-bit	V_{AB} = 20V to 36V -40°C ≤ T _A ≤ +85°C (Note 2)				
7 - Dit code = 7 - Pit		-14.0	_	—	LSb			V _{AB} = 10V to 36V				
$(V_{A} = V_{+}, V_{B} = V_{-})$		-5.5		—	LSb			$V_{AB} = 20V \text{ to } 36V$				
(see Appendix B.10)		-4.5		_	LSb		7-bit	V _{AB} = 20V to 36V 40°C ≤ T _A ≤ +85°C (Note 2)				
		-7.5		—	LSb			V _{AB} = 10V to 36V				
		-4.5			LSb	10 kΩ	8-hit	V _{AB} = 20V to 36V				
		-6.0			LSb		0-01	V _{AB} = 10V to 36V				
		-2.65	_		LSb			$V_{AB} = 20V \text{ to } 36V$				
		-2.25		—	LSb		7-bit	V_{AB} = 20V to 36V -40°C ≤ T _A ≤ +85°C (Note 2)				
		-3.5		_	LSb			V _{AB} = 10V to 36V				
		-1.0	_	—	LSb	50 kΩ	8-hit	$V_{AB} = 20V \text{ to } 36V$				
		-1.4		—	LSb		0-010	V_{AB} = 10V to 36V				
		-1.0		—	LSb		7-hit	$V_{AB} = 20V \text{ to } 36V$				
		-1.2		—	LSb		7 510	$V_{AB} = 10V \text{ to } 36V$				
		-0.7	_	—	LSb	100 kΩ	8-bit	$V_{AB} = 20V \text{ to } 36V$				
		-0.95	—	—	LSb			$V_{AB} = 10V \text{ to } 36V$				
		-0.85	—	—	LSb		7-bit	$V_{AB} = 20V \text{ to } 36V$				
		-0.975	—	—	LSb			V _{AB} = 10V to 36V				

Note 2: This parameter is not tested, but specified by characterization.

Note 10: Measured at V_W with $V_A = V_{+and} V_B = V_{-}$.

DC Characteristics		$ \begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & -40^{\circ}C \leq T_A \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{All parameters apply across the specified operating ranges unless noted.} \\ \mbox{V+ = 10V to 36V (referenced to V-);} \\ \mbox{V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm5V to ±18V),} \\ \mbox{V}_L = +2.7V to 5.5V, 5 k\Omega, 10 k\Omega, 50 k\Omega, 100 k\Omega \mbox{ devices.} \\ \mbox{Typical specifications represent values for } V_L = 5.5V, T_A = +25^{\circ}C. \\ \end{array} $								
Parameters	Sym.	Min.	Тур.	Max.	Units			Conditions		
Zero Scale Error	V _{WZSE}	_	_	+9.5	LSb	5 kΩ		$V_{AB} = 20V \text{ to } 36V$		
(Potentiometer) (8-bit code = 00h,		—		+8.5	LSb		8-bit	V_{AB} = 20V to 36V -40°C \leq T _A \leq +85°C (Note 2)		
7-bit code = $00h$)			_	+14.5	LSb			V _{AB} = 10V to 36V		
$(V_{A} = V_{+}, V_{B} = V_{-})$		_		+4.5	LSb	10 kΩ	7 hit	$V_{AB} = 20V \text{ to } 36V$		
(see Appendix				+7.0	LSb		7-01	V _{AB} = 10V to 36V		
B.11)			_	+4.25	LSb		8-hit	$V_{AB} = 20V \text{ to } 36V$		
			—	+6.5	LSb		0-01	$V_{AB} = 10V \text{ to } 36V$		
			—	+2.125	LSb		7-hit	V _{AB} = 20V to 36V		
				+3.25	LSb		7 510	V _{AB} = 10V to 36V		
			_	+0.9	LSb	50 k Ω	8 hit	$V_{AB} = 20V \text{ to } 36V$		
				+1.3	LSb		0-01	V _{AB} = 10V to 36V		
				+0.5	LSb		7 hit	V _{AB} = 20V to 36V		
			_	+0.7	LSb		7-011	V _{AB} = 10V to 36V		
				+0.6	LSb	100 k Ω	8 hit	V _{AB} = 20V to 36V		
		—	—	+0.95	LSb		0-01	$V_{AB} = 10V \text{ to } 36V$		
		—	_	+0.3	LSb	7	7 hit	V _{AB} = 20V to 36V		
				+0.475	LSb			$V_{AB} = 10V \text{ to } 36V$		

Note 2: This parameter is not tested, but specified by characterization.

Note 10: Measured at V_W with $V_A = V_{+and} V_B = V_{-}$.

		Standard Operating	Operatin Temperat	g Conditio ure –	ns (unl 40°C ≤	ess other T _A ≤ +125	wise sp 5°C (exte	pecified) ended)				
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.										
Parameters	Sym.	Min. Typ. Max. Units Conditions										
Potentiometer	P-INL	-1	±0.5	+1	LSb	5 kΩ	8-bit	V _{AB} = 10V to 36V				
Integral		-0.5	±0.25	+0.5	LSb		7-bit	V _{AB} = 10V to 36V				
Nonlinearity		-1	±0.5	+1	LSb	10 kΩ	8-bit	V _{AB} = 10V to 36V				
Note 17)		-0.5	±0.25	+0.5	LSb		7-bit	V _{AB} = 10V to 36V				
(see Appendix		-1.1	±0.5	+1.1	LSb	50 kΩ	8-bit	V _{AB} = 10V to 36V				
B.12)		-1	±0.5	+1	LSb			V _{AB} = 20V to 36V, (Note 2)				
		-1	±0.5	+1	LSb	- 100 kΩ		V_{AB} = 10V to 36V, -40°C \leq T _A \leq +85°C (Note 2)				
		-0.6	±0.25	+0.6	LSb		7-bit	V _{AB} = 10V to 36V				
		-1.85	±0.5	+1.85	LSb		8-bit	$V_{AB} = 10V$ to 36V				
		-1.2	±0.5	+1.2	LSb			V _{AB} = 20V to 36V, (Note 2)				
		-1	±0.5	+1	LSb			$\label{eq:VAB} \begin{array}{l} V_{AB} = \ 10V \ to \ 36V, \\ -40^\circ C \leq T_A \leq +85^\circ C \ \textbf{(Note 2)} \end{array}$				
		-1	±0.5	+1	LSb		7-bit	$V_{AB} = 10V \text{ to } 36V$				
Potentiometer	P-DNL	-0.7	±0.25	+0.7	LSb	5 kΩ	8-bit	V _{AB} = 10V to 36V				
Differential		-0.5	±0.25	+0.5	LSb			V _{AB} = 20V to 36V (Note 2)				
(Note 10.		-0.25	±0.125	+0.25	LSb		7-bit	V_{AB} = 10V to 36V				
Note 17)		-0.375	±0.125	+0.375	LSb	10 kΩ	8-bit	V _{AB} = 10V to 36V				
(see Appendix		-0.25	±0.1	+0.25	LSb		7-bit	V_{AB} = 10V to 36V				
в.13)		-0.25	±0.125	+0.25	LSb	50 kΩ	8-bit	V_{AB} = 10V to 36V				
		-0.125	±0.1	+0.125	LSb		7-bit	V _{AB} = 10V to 36V				
		-0.25	±0.125	+0.25	LSb	100 kΩ	8-bit	$V_{AB} = 10V \text{ to } 36V$				
		-0.125	±0.1	+0.125	LSb		7-bit	$V_{AB} = 10V$ to $36V$				

Note 2: This parameter is not tested, but specified by characterization.

Note 10: Measured at V_W with $V_A = V_{+and} V_B = V_{-}$.

DC Characteristics		Standa Operati All para V+ = 10 $V+ = +{}$ $V_L = +{}$ Typical	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)All parameters apply across the specified operating ranges unless noted.V+ = 10V to 36V (referenced to V-);V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> ±5V to ±18V),V _L = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices.Typical specifications represent values for V _L = 5.5V, T _A = +25°C.									
Parameters	Sym.	Min.	Тур.	Max.	Units		(Conditions				
Bandwidth -3 dB	BW	_	480	—	kHz	5 kΩ	8-bit	Code = 7Fh				
(load = 30 pF)		—	480	—	kHz		7-bit	Code = 3Fh				
		—	240	—	kHz	10 kΩ	8-bit	Code = 7Fh				
		—	240	—	kHz		7-bit	Code = 3Fh				
		—	48	—	kHz	50 k Ω	8-bit	Code = 7Fh				
		—	48	—	kHz		7-bit	Code = 3Fh				
		—	24	—	kHz	100 kΩ	8-bit	Code = 7Fh				
		—	24	—	kHz		7-bit	Code = 3Fh				
V_W Settling Time (V_A = 10V, V_B = 0V,	t _S	_	1	—	μs	5 kΩ	Code FFh (7	= 00h -> FFh (7Fh); 7Fh) -> 00h				
\pm 1LSb error band, C _L = 50 pF)		—	1	—	μs	10 kΩ	Code FFh (7	= 00h -> FFh (7Fh); 7Fh) -> 00h				
(see Appendix B.17)		—	2.5	_	μs	50 kΩ	Code FFh (7	= 00h -> FFh (7Fh); 7Fh) -> 00h				
		—	5	_	μs	100 kΩ	Code FFh (7	= 00h -> FFh (7Fh); 7Fh) -> 00h				

	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)											
DC Characteristics		All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.										
Parameters	Sym.	Min.	Тур.	Max.	Units			Conditions				
Rheostat Integral	R-INL	-2.0.	_	+2.0	LSb	5 kΩ	8-bit	I _W = 6.0 mA, (V+ - V-) = 36V (Note 2)				
Nonlinearity		-2.5	_	+2.5	LSb			I _W = 3.3 mA, (V+ - V-) = 20V (Note 2)				
(Note 12, Note 13, Note 14, Note 17)		-4.5	_	+4.5	LSb			I _W = 1.7 mA, (V+ - V-) = 10V				
(see Appendix		-1.0		+1.0	LSb		7-bit	I _W = 6.0 mA, (V+ - V-) = 36V (Note 2)				
B.5)		-1.5	—	+1.5	LSb			I _W = 3.3 mA, (V+ - V-) = 20V (Note 2)				
		-2.0	—	+2.0	LSb			I _W = 1.7 mA, (V+ - V-) = 10V				
		-1.2	—	+1.2	LSb	10 kΩ	8-bit	I _W = 3.0 mA, (V+ - V-) = 36V (Note 2)				
		-1.75	—	+1.75	LSb			I _W = 1.7 mA, (V+ - V-) = 20V (Note 2)				
		-2.0	—	+2.0	LSb			I _W = 830 μA, (V+ - V-) = 10V				
		-0.6	—	+0.6	LSb		7-bit	I _W = 3.0 mA, (V+ - V-) = 36V (Note 2)				
		-0.8	—	+0.8	LSb			I _W = 1.7 mA, (V+ - V-) = 20V (Note 2)				
		-1.1	—	+1.1	LSb			I _W = 830 μA, (V+ - V-) = 10V				
		-1.0	—	+1.0	LSb	50 kΩ	8-bit	I _W = 600 μA, (V+ - V-) = 36V (Note 2)				
		-1.0	—	+1.0	LSb			I _W = 330 μA, (V+ - V-) = 20V (Note 2)				
		-1.2		+1.2	LSb			I _W = 170 μA, (V+ - V-) = 10V				
		-0.5		+0.5	LSb		7-bit	I _W = 600 μA, (V+ - V-) = 36V (Note 2)				
		-0.5	—	+0.5	LSb			I _W = 330 μA, (V+ - V-) = 20V (Note 2)				
		-0.6		+0.6	LSb			I _W = 170 μA, (V+ - V-) = 10V				
		-1.0		+1.0	LSb	100 kΩ	8-bit	I _W = 300 μA, (V+ - V-) = 36V (Note 2)				
		-1.0	—	+1.0	LSb			I _W = 170 μA, (V+ - V-) = 20V (Note 2)				
		-1.2	—	+1.2	LSb			I _W = 83 μA, (V+ - V-) = 10V				
		-0.5	—	+0.5	LSb		7-bit	I _W = 300 μA, (V+ - V-) = 36V (Note 2)				
		-0.5	—	+0.5	LSb			I _W = 170 μA, (V+ - V-) = 20V (Note 2)				
		-0.6		+0.6	LSb			I _W = 83 μA, (V+ - V-) = 10V				

Note 2: This parameter is not tested, but specified by characterization.

Note 12: Nonlinearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.

Note 13: Externally connected to a Rheostat configuration (RBW), and then tested.

Note 14: Wiper current (I_W) condition determined by R_{AB(max)} and Voltage Condition, the delta voltage between V+ and V- (voltages are 36V, 20V, and 10V).

DC Characteristics	5	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Parameters	Sym.	Min.	Тур.	Max.	Units			Conditions			
Rheostat	R-DNL	-0.5	_	+0.5	LSb	5 kΩ	8-bit	I _W = 6.0 mA, (V+ - V-) = 36V (Note 2)			
Differential		-0.5		+0.5	LSb			I _W = 3.3 mA, (V+ - V-) = 20V (Note 2)			
Nonlinearity		-0.8		+0.8	LSb			I _W = 1.7 mA, (V+ - V-) = 10V			
Note 14, Note 17)		-0.25	—	+0.25	LSb		7-bit	I _W = 6.0 mA, (V+ - V-) = 36V (Note 2)			
(see Appendix		-0.25		+0.25	LSb			I _W = 3.3 mA, (V+ - V-) = 20V (Note 2)			
B.5)		-0.4	—	+0.4	LSb			I _W = 1.7 mA, (V+ - V-) = 10V			
		-0.5	—	+0.5	LSb	10 kΩ	8-bit	I _W = 3.0 mA, (V+ - V-) = 36V (Note 2)			
		-0.5	—	+0.5	LSb			I _W = 1.7 mA, (V+ - V-) = 20V (Note 2)			
		-0.5	—	+0.5	LSb			I _W = 830 μA, (V+ - V-) = 10V			
		-0.25	—	+0.25	LSb		7-bit	I _W = 3.0 mA, (V+ - V-) = 36V (Note 2)			
		-0.25	_	+0.25	LSb			I _W = 1.7 mA, (V+ - V-) = 20V (Note 2)			
		-0.25		+0.25	LSb			I _W = 830 μA, (V+ - V-) = 10V			
		-0.5		+0.5	LSb	50 kΩ	8-bit	I _W = 600 μA, (V+ - V-) = 36V (Note 2)			
		-0.5		+0.5	LSb			I _W = 330 μA, (V+ - V-) = 20V (Note 2)			
		-0.5		+0.5	LSb			I _W = 170 μA, (V+ - V-) = 10V			
		-0.25	—	+0.25	LSb		7-bit	I _W = 600 μA, (V+ - V-) = 36V (Note 2)			
		-0.25	_	+0.25	LSb			I _W = 330 μA, (V+ - V-) = 20V (Note 2)			
		-0.25		+0.25	LSb			I _W = 170 μA, (V+ - V-) = 10V			
		-0.5		+0.5	LSb	100 k	8-bit	$I_W = 300 \ \mu\text{A}, (V + - V -) = 36V (Note 2)$			
		-0.5	—	+0.5	LSb	52		I _W = 170 μA, (V+ - V-) = 20V (Note 2)			
		-0.5	—	+0.5	LSb			$I_W = 83 \ \mu A, (V + - V -) = 10V$			
		-0.25		+0.25	LSb		7-bit	$I_W = 300 \ \mu A, (V + - V -) = 36V (Note 2)$			
		-0.25	—	+0.25	LSb			$I_W = 1/0 \ \mu A$, (V+ - V-) = 20V (Note 2)			
		-0.25		+0.25	LSb			I _W = 83 μA, (V+ - V-) = 10V			

Note 2: This parameter is not tested, but specified by characterization.

Note 12: Nonlinearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.

Note 13: Externally connected to a Rheostat configuration (RBW), and then tested.

Note 14: Wiper current (I_W) condition determined by R_{AB(max)} and Voltage Condition, the delta voltage between V+ and V- (voltages are 36V, 20V, and 10V).

		Standard Operating Terr	erating Comperature	onditions (u _40°C	unless other $C \le T_A \le +12$	erwise specified) 25°C (extended)					
DC Characteristics		All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
Capacitance (P _A)	C _A	—	75	—	pF	Measured to V-, f =1 MHz, Wiper code = Mid Scale					
Capacitance (P _w)	C _W	_	120	—	pF	Measured to V-, f =1 MHz, Wiper code = Mid Scale					
Capacitance (P _B)	CB	—	75	—	pF	Measured to V-, f =1 MHz, Wiper code = Mid Scale					
Common-Mode Leakage	I _{CM}	_	5	—	nA	$V_A = V_B = V_W$					
Digital Interface Pin Capacitance	C _{IN} , C _{OUT}	—	10		pF	f _C = 400 kHz					
Digital Inputs/Output	ts (SDA,	SCL, A0, A1, S	HDN, WL	.AT)							
Schmitt Trigger High- Input Threshold	V _{IH}	0.7 V _L		V _L + 0.3V	V	$1.8V \le V_L \le 5.5V$					
Schmitt Trigger Low- Input Threshold	V _{IL}	DGND - 0.5V		0.3 V _L	V						
Hysteresis of Schmitt Trigger Inputs	V _{HYS}	_	0.1 V _L	—	V						
Output Low	V _{OL}	DGND		0.2 V _L	V	V _L = 5.5V, I _{OL} = 5 mA					
Voltage (SDA)		DGND	V _L = 1.8V, I _{OL} = 800 μA								
Input Leakage Current	IL	-1		1	uA	$V_{IN} = V_L$ and $V_{IN} = DGND$					

	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)								
DC Characteristics	All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.								
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions		
RAM (Wiper, TCON) Value									
Wiper Value Range	Ν	0h	_	FFh	hex	8-bit			
		0h	_	7Fh	hex	7-bit			
Wiper POR/BOR Value N _{POR/BOR}			7Fh		hex	8-bit			
		3Fh			hex	7-bit			
TCON Value Range	Ν	0h	—	FFh	hex				
TCON POR/BOR Value	N _{TCON}		FF		hex	All Termir	All Terminals connected		
Power Requirements									
Power Supply Sensitivity (see Appendix B.20)	PSS	_	0.0015	0.0035	%/%	8-bit	V _L = 2.7V to 5.5V, V+ = 18V, V- = -18V, Code = 7Fh		
		_	0.0015	0.0035	%/%	7-bit	V _L = 2.7V to 5.5V, V+ = 18V, V- = -18V, Code = 3Fh		
Power Dissipation P _{DISS}			260	—	mW	5 kΩ	V _L = 5.5V, V+ = 18V, V- = -18V		
		_	130	—	mW	10 kΩ	(Note 15)		
		_	26	_	mW	50 kΩ			
			13	_	mW	100 kΩ			

Note 15: P_{DISS} = I * V, or ((I_{DDD} * 5.5V) + (I_{DDA} * 36V) + (I_{AB} * 36V)).

DC Notes:

- 1. This specification by design.
- 2. This parameter is not tested, but specified by characterization.
- 3. See Absolute Maximum Ratings.
- 4. V+ voltage is dependent on V- voltage. The maximum delta voltage between V+ and V- is 36V. The digital logic DGND potential can be anywhere between V+ and V-, the V_L potential must be >= DGND and <= V+.
- 5. Minimum value determined by maximum V- to V+ potential equals 36V and minimum V_L = 1.8V for operation. So 36V 1.8V = 34.2V.
- 6. POR/BOR is not rate dependent.
- 7. Supply current (I_{DDD} and I_{DDA}) is independent of current through the resistor network.
- 8. Resistance (R_{AB}) is defined as the resistance between Terminal A to Terminal B.
- 9. Ensured by the R_{AB} specification and Ohm's Law.
- 10. Measured at V_W with $V_A = V+$ and $V_B = V-$.
- 11. Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 12. Nonlinearity is affected by wiper resistance (R_W), which changes significantly over voltage and temperature.
- 13. Externally connected to a Rheostat configuration (R_{BW}), and then tested.
- Wiper current (I_W) condition determined by R_{AB(max)} and Voltage Condition, the delta voltage between V+ and V-(voltages are 36V, 20V, and 10V).
- 15. $P_{DISS} = I * V$, or (($I_{DDD} * 5.5V$) + ($I_{DDA} * 36V$) + ($I_{AB} * 36V$)).
- 16. For specified analog performance, V+ must be 20V or greater (unless otherwise noted).
- 17. Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.
- 18. During the power-up sequence, to ensure expected analog POR operation, the two power systems (analog and digital) should have a common reference to ensure that the driven DGND voltage is not at a higher potential than the driven V+ voltage.

MCP45HVX1

1.1 Timing Waveforms and Requirements



FIGURE 1-1: Settling Time Waveforms.

TABLE 1-1:WIPER SETTLING TIMING

		Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$ (extended)							
Timing Characterist	tics	All parameters apply across the specified operating ranges unless noted. V+ = 10V to 36V (referenced to V-); V+ = +5V to +18V and V- = -5.0V to -18V (referenced to DGND -> \pm 5V to \pm 18V), V _L = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V _L = 5.5V, T _A = +25°C.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
V _W Settling Time	t _S	—	1	_	μs	5 kΩ	Code = 00h -> FFh (7Fh); FFh (7Fh) -> 00h		
$(V_A = 10V, V_B = 0V, \pm 1LSb error band, C_1 = 50 pE)$		—	1	_	μs	10 kΩ	Code = 00h -> FFh (7Fh); FFh (7Fh) -> 00h		
		_	2.5	_	μs	50 kΩ	Code = 00h -> FFh (7Fh); FFh (7Fh) -> 00h		
			5	_	μs	100 k Ω	Code = 00h -> FFh (7Fh); FFh (7Fh) -> 00h		

MCP45HVX1



FIGURE 1-2:	I ² C Bus Start/Stop Bits	Timing Waveforms.
-------------	--------------------------------------	-------------------

TABLE 1-2: I²C BUS START/STOP BITS AND WLAT REQUIREMENTS

I ² C™ AC Characteristics			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	Charao	cteristic	Min.	Max.	Units	Conditions	
	F _{SCL}		Standard mode	0	100	kHz	C_b = 400 pF, 1.8V \leq V _L \leq 5.5V	
			Fast mode	0	400	kHz	C_b = 400 pF, 2.7V $\leq V_L \leq 5.5V$	
			High Speed 1.7	0	1.7	MHz	C_b = 400 pF, $4.5V \leq V_L \leq 5.5V$	
			High Speed 3.4	0	3.4	MHz	C_b = 100 pF, $4.5V \leq V_L \leq 5.5V$	
D102	Cb	Bus capacitive	100 kHz mode	—	400	pF		
		loading	400 kHz mode	—	400	pF		
			1.7 MHz mode	—	400	pF		
			3.4 MHz mode	—	100	pF		
90	T _{SU:STA}	Start condition	100 kHz mode	4700		ns	Only relevant for repeated Start	
	Setup time	400 kHz mode	600	_	ns	condition		
			1.7 MHz mode	160	_	ns		
			3.4 MHz mode	160		ns		
91	T _{HD:STA} Start condition		100 kHz mode	4000		ns	After this period the first clock	
	Hold	Hold time	400 kHz mode	600		ns	pulse is generated	
			1.7 MHz mode	160	—	ns		
			3.4 MHz mode	160		ns		
92	T _{SU:STO}	Stop condition	100 kHz mode	4000		ns		
		Setup time	400 kHz mode	600		ns		
			1.7 MHz mode	160		ns		
			3.4 MHz mode	160		ns		
93	T _{HD:STO}	Stop condition	100 kHz mode	4000	—	ns		
		Hold time	400 kHz mode	600		ns		
			1.7 MHz mode	160	—	ns		
			3.4 MHz mode	160	—	ns		
94	T _{WLSU}	WLAT ↑ to SCL↑ bit) Setup time	10		ns	Write Data delayed, Note 9		
95	T _{WLHD}	SCL ↑ to WLAT↑ bit) Hold time	(write data ACK	250		ns	Write Data delayed, Note 9	
96	TWLATL	WLAT High or Lo	w Time	2	_	μs		
Note 1:	Serial Inte	erface has equal perfe	ormance when DGND	>= V- + 0	.9V.			

Note 9: The transition of the WLAT signal between 10 ns before the rising edge (Spec 94) and 200 ns after the rising edge (Spec 95) of the SCL signal is indeterminant if the Write Data is delayed or not.



FIGURE 1-3:	I ² C Bus	Timing	Waveforms.
-------------	----------------------	--------	------------

I ² C [™] AC Characteristics		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions		
100	T _{HIGH}	Clock high time	100 kHz mode	4000	-	ns	1.8V-5.5V		
	Thorr		400 kHz mode	600	_	ns	2.7V-5.5V		
			1.7 MHz mode	120	_	ns	4.5V-5.5V		
			3.4 MHz mode	60	—	ns	4.5V-5.5V		
101	101 T _{LOW} Clock low time		100 kHz mode	4700	—	ns	1.8V-5.5V		
			400 kHz mode	1300	_	ns	2.7V-5.5V		
			1.7 MHz mode	320	_	ns	4.5V-5.5V		
			3.4 MHz mode	160	_	ns	4.5V-5.5V		
102A ⁽⁶⁾	A (6) T _{RSCL} SCL rise time		100 kHz mode	—	1000	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF		
			1.7 MHz mode	20	80	ns	maximum for 3.4 MHz mode)		
			1.7 MHz mode	20	160	ns	After a Repeated Start condition or an Acknowledge bit		
			3.4 MHz mode	10	40	ns			
			3.4 MHz mode	10	80	ns	After a Repeated Start condition or an Acknowledge bit		
102B ⁽⁶⁾	T _{RSDA}	SDA rise time	100 kHz mode	—	1000	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max		
			1.7 MHz mode	20	160	ns	TOF 3.4 IVIHZ MODE)		
			3.4 MHz mode	10	80	ns]		

 TABLE 1-3:
 I²C BUS REQUIREMENTS (SLAVE MODE)

Note 1: Serial Interface has equal performance when DGND >= V- + 0.9V.

Note 6: Not tested.

I ² C™ AC Characteristics			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param. No.	Sym.	Characteristic		Min.	Max.	Units	Conditions		
103A ⁽⁵⁾	T _{FSCL}	SCL fall time	100 kHz mode	—	300	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max		
			1.7 MHz mode	20	80	ns			
			3.4 MHz mode	10	40	ns			
103B ⁽⁵⁾	T _{FSDA}	SDA fall time	100 kHz mode	—	300	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb ⁽⁴⁾	300	ns	10 to 400 pF (100 pF max		
			1.7 MHz mode	20	160	ns	for 3.4 MHZ mode)		
			3.4 MHz mode	10	80	ns			
106	T _{HD:DA}	Data input hold	100 kHz mode	0	—	ns	1.8V-5.5V, Note 7		
	Т	time	400 kHz mode	0	—	ns	2.7V-5.5V, Note 7		
			1.7 MHz mode	0	—	ns	4.5V-5.5V, Note 7		
			3.4 MHz mode	0	—	ns	4.5V-5.5V, Note 7		
107	T _{SU:DAT}	Data input	100 kHz mode	250	—	ns	Note 3		
	setup time		400 kHz mode	100	_	ns			
			1.7 MHz mode	10	—	ns			
			3.4 MHz mode	10	—	ns			
109	T _{AA}	Output valid	100 kHz mode	—	3450	ns	Note 2		
		from clock	400 kHz mode	—	900	ns			
			1.7 MHz mode	—	150	ns	Cb = 100 pF, Note 2, Note 8		
				—	310	ns	Cb = 400 pF, Note 2, Note 6		
			3.4 MHz mode	—	150	ns	Cb = 100 pF, Note 2		
110	T _{BUF}	Bus free time	100 kHz mode	4700	—	ns	Time the bus must be free		
			400 kHz mode	1300	—	ns	before a new transmission		
			1.7 MHz mode	N.A.	_	ns	can start		
			3.4 MHz mode	N.A.		ns			
	T _{SP}	Input filter spike	100 kHz mode		50	ns	NXP Spec states N.A.		
		suppression	400 kHz mode		50	ns			
		(SDA and SCL)	1.7 MHz mode	_	10	ns	Spike suppression		
			3.4 MHz mode	—	10	ns	Spike suppression		
Mate 4.									

 TABLE 1-4:
 I²C BUS REQUIREMENTS (SLAVE MODE) (CONTINUED)

Note 1: Serial Interface has equal performance when $DGND \ge V + 0.9V$.

Note 2: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

Note 3: A fast-mode (400 kHz) l²C bus device can be used in a standard mode (100 kHz) l²C bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line $T_R \max.+t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the standard mode l²C bus specification) before the SCL line is released.

Note 6: Not tested.

Note 7: A master transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.

Note 8: Ensured by the T_{AA} 3.4 MHz specification test.

Timing Table Notes:

- 1. Serial Interface has equal performance when $DGND \ge V + 0.9V$.
- 2. As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- 3. A fast-mode (400 kHz) I²C bus device can be used in a standard mode (100 kHz) I²C bus system, but the requirement $t_{SU;DAT} >= 250$ ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line

 $T_R max.+t_{SU;DAT} = 1000 + 250 = 1250 ns$ (according to the standard mode I²C bus specification) before the SCL line is released.

- 4. The MCP45HVX1 device must provide a data hold time to bridge the undefined part between V_{IH} and V_{IL} of the falling edge of the SCL signal. This specification is not a part of the I²C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
- 5. Use Cb in pF for the calculations.
- 6. Not tested.
- 7. A master transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- 8. Ensured by the T_{AA} 3.4 MHz specification test.
- 9. The transition of the WLAT signal between 10 ns before the rising edge (Spec 94) and 200 ns after the rising edge (Spec 95) of the SCL signal is indeterminant if the Write Data is delayed or not.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $V_L = +2.7V$ to $+5.5V$, $V + = +10V$ to $+36V$, $V - = DGND = GND$.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	T _A	-40	_	+125	°C			
Operating Temperature Range	T _A	-40	_	+125	°C			
Storage Temperature Range	T _A	-65		+150	°C			
Thermal Package Resistances								
Thermal Resistance, 14L-TSSOP (ST)	θ_{JA}		100		°C/W			
Thermal Resistance, 20L-QFN (MQ)	θ_{JA}		36.1		°C/W			

2.0 TYPICAL PERFORMANCE CURVES

Note: The device Performance Curves are available in a separate document. This is done to keep the file size of this PDF document less than the 10MB file attachment limit of many mail servers. The MCP45HVX1 Performance Curves document is literature number DS20005307, and can be found on the Microchip web site. Look at the MCP45HVX1 Product Page under Documentation and Software, in the Data Sheets category.

NOTES:

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1. Additional descriptions of the device pins follows.

Pin									
TSSOP	QFN		-	Buffer	Function				
14L	20L	Symbol	Туре	Туре					
1	1	VL	Р		Positive Digital Power Supply Input				
2	2	SCL	I	ST	I ² C™ Serial Clock pin				
3	3	A1	I	ST	I ² C Address 1				
4	4	SDA	I/O	ST	I ² C Serial Data pin				
5	5	A0	I	ST	I ² C Address 0				
6	6	WLAT	I	ST	 Wiper Latch Enable 0 = Received I²C Shift Register Buffer (SPBUF) value is transfered to Wiper register. 1 = Received I²C data value is held in I²C Shift Register Buffer (SPBUF). 				
7	8, 9, 10, 17, 18, 19, 20	NC	—		Pin not internally connected to die. To reduce noise coupling, connect pin either to DGND or V_L .				
8	7	SHDN	I	ST	Shutdown				
9	11	DGND	Р	_	Ground				
10	12	V-	Р	_	Analog Negative Potential Supply				
11	13	P0B	I/O	А	Potentiometer 0 Terminal B				
12	14	P0W	I/O	A	Potentiometer 0 Wiper Terminal				
13	15	P0A	I/O	А	Potentiometer 0 Terminal A				
14	16	V+	Р	_	Analog Positive Potential Supply				
_	21	EP	Р	—	Exposed Pad, connect to V- signal or Not Connected (floating). (Note 1)				
Legend:	A = Ana I = Inpu	alog S t C	ST = Sch D = Outp	imitt Triggei out	I/O = Input/Output P = Power				

TABLE 3-1: PINOUT DESCRIPTION FOR THE MCP45HVX1

Note 1: The QFN package has a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device's V- pin.

3.1 Positive Power Supply Input (V_L)

The V_L pin is the device's positive power supply input. The input power supply is relative to DGND and can range from 1.8V to 5.5V. A decoupling capacitor on V_L (to DGND) is recommended to achieve maximum performance.

3.2 Digital Ground (DGND)

The DGND pin is the device's digital ground reference.

3.3 Analog Positive Voltage (V+)

Analog circuitry positive supply voltage. Must have a higher potential than the V- pin.

3.4 Analog Negative Voltage (V-)

Analog circuitry negative supply voltage. The Vpotential must be lower than or equal to the DGND pin potential.

3.5 Serial Clock (SCL)

The SCL pin is the serial interface's Serial Clock pin. This pin is connected to the Host Controller's SCL pin. The MCP45HVX1 is an I^2C slave device, so its SCL pin is an input-only pin.

3.6 Serial Data (SDA)

The SDA pin is the serial interface's Serial Data In/Out pin. This pin is connected to the Host Controller's SDA pin. The SDA pin is an open-drain N-Channel driver.

This pin allows the host controller to read and write the digital potentiometer registers (Wiper and TCON).

3.7 Address 0 (A0)

The A0 pin is the Address 0 input for the I^2C interface. At the device's POR/BOR the value of the A0 address bit is latched. This input along with the A1 pin completes the device address. This allows up to four MCP45HVXX devices to be on a single I^2C bus.

3.8 Address 1 (A1)

The A1 pin is the I²C interface's Address 1 pin. Along with the A0 pins, up to four MCP45HVXX devices can be on a single I²C bus.

3.9 Wiper Latch (WLAT)

The \overline{WLAT} pin is used to hold off the transfer of the received wiper value (in the Shift register) to the Wiper register. This allows this transfer to be synchronized to an external event (such as zero crossing). See **Section 4.3.2**.

3.10 Shutdown (SHDN)

The SHDN pin is used to force the resistor network terminals into the hardware shutdown state. See Section 4.3.1.

3.11 Potentiometer Terminal B

The Terminal B pin is connected to the internal potentiometer's Terminal B.

The potentiometer's Terminal B is the fixed connection to the zero-scale wiper value of the digital potentiometer. This corresponds to a wiper value of 0x00 for both 7-bit and 8-bit devices.

The Terminal B pin does not have a polarity relative to the Terminal W or A pins. The Terminal B pin can support both positive and negative current. The voltage on Terminal B must be between V+ and V-.

3.12 Potentiometer Wiper (W) Terminal

The Terminal W pin is connected to the internal potentiometer's Terminal W (the wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The Terminal W pin does not have a polarity relative to Terminal's A or B pins. The Terminal W pin can support both positive and negative current. The voltage on Terminal W must be between V+ and V-.

If the V+ voltage powers-up before the V_L voltage, the wiper is forced to mid scale once the analog POR voltage is crossed.

If the V+ voltage powers-up after the V_L voltage is greater than the digital POR voltage, the wiper is forced to the value in the Wiper register once the analog POR voltage is crossed.

3.13 Potentiometer Terminal A

The Terminal A pin is connected to the internal potentiometer's Terminal A.

The potentiometer's Terminal A is the fixed connection to the full scale wiper value of the digital potentiometer. This corresponds to a wiper value of 0xFF for 8-bit devices or 0x7F for 7-bit devices.

The Terminal A pin does not have a polarity relative to the Terminal W or B pins. The Terminal A pin can support both positive and negative current. The voltage on Terminal A must be between V+ and V-.

3.14 Exposed Pad (EP)

This pad is only on the bottom of the QFN packages. This pad is conductively connected to the device substrate. The EP pin must be connected to the Vsignal or left floating. This pad could be connected to a PCB heat sink to assist as a heat sink for the device.

3.15 Not Connected (NC)

This pin is not internally connected to the die. To reduce noise coupling, these pins should be connected to either V_L or DGND.