## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# 7/8-Bit Single, $+36 \mathrm{~V}( \pm 18 \mathrm{~V})$ Digital POT with $I^{2} \mathbf{C}^{\text {TM }}$ Serial Interface and Volatile Memory 

## Features:

- High-Voltage Analog Support:
- +36V Terminal Voltage Range (DGND = V-)
- $\pm 18 \mathrm{~V}$ Terminal Voltage Range (DGND = V- + 18V)
- Wide Operating Voltage:
- Analog: 10 V to 36 V (specified performance)
- Digital: 2.7 V to 5.5 V

$$
1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{L}} \geq \mathrm{V}-+2.7 \mathrm{~V}\right)
$$

- Single-Resistor Network
- Resistor Network Resolution
- 7-bit: 127 Resistors (128 Taps)
- 8-bit: 255 Resistors (256 Taps)
- $\mathrm{R}_{\mathrm{AB}}$ Resistance Options:
- $5 \mathrm{k} \Omega \quad-10 \mathrm{k} \Omega$
- $50 \mathrm{k} \Omega \quad-100 \mathrm{k} \Omega$
- High Terminal/Wiper Current ( $\mathrm{I}_{\mathrm{W}}$ ) Support:
- 25 mA (for $5 \mathrm{k} \Omega$ )
- $12.5 \mathrm{~mA}(f o r 10 \mathrm{k} \Omega$ )
- 6.5 mA (for $50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ )
- Zero-Scale to Full-Scale Wiper Operation
- Low Wiper Resistance: $75 \Omega$ (typical)
- Low Tempco:
- Absolute (Rheostat): 50 ppm typical $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )
- Ratiometric (Potentiometer): 15 ppm typical
- $\mathrm{I}^{2} \mathrm{C}$ Serial Interface:
- $100 \mathrm{kHz}, 400 \mathrm{kHz}, 1.7 \mathrm{MHz}$, and 3.4 MHz support
- Resistor Network Terminal Disconnect Via:
- Shutdown Pin ( $\overline{\mathrm{SHDN}}$ )
- Terminal Control (TCON) Register
- Write Latch ( $\overline{\mathrm{WLAT}}$ ) Pin to Control Update of Volatile Wiper Register (such as Zero Crossing)
- Power-On Reset/Brown-Out Reset for Both:
- Digital supply (V/DGND); 1.5V typical
- Analog supply (V+/V-); 3.5V typical
- Serial Interface Inactive Current (3 $\mu \mathrm{A}$ typical)
- 500 kHz Typical Bandwidth (-4 dB) Operation ( $5.0 \mathrm{k} \Omega$ Device)
- Extended Temperature Range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- Package Types: TSSOP-14 and QFN-20 (5x5)



## Description:

The MCP45HVX1 family of devices have dual power rails (analog and digital). The analog power rail allows high voltage on the resistor network terminal pins. The analog voltage range is determined by the $\mathrm{V}+$ and $\mathrm{V}-$ voltages. The maximum analog voltage is +36 V , while the operating analog output minimum specifications are specified from either 10 V or 20 V . As the analog supply voltage becomes smaller, the analog switch resistances increase, which affect certain performance specifications. The system can be implemented as dual rail $( \pm 18 \mathrm{~V})$ relative to the digital logic ground (DGND).
The device also has a Write Latch ( $\overline{\mathrm{WLAT}}$ ) function, which will inhibit the volatile Wiper register from being updated (latched) with the received data, until the WLAT pin is Low. This allows the application to specify a condition where the volatile Wiper register is updated (such as zero crossing).

## Device Block Diagram



## Device Features

| Device |  | Wiper Configuration |  |  | Resistance (Typical) |  | Number of: |  | Specified Operating Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{R}_{\mathrm{AB}}$ Options (k $\Omega$ ) | Wiper- <br> $\mathbf{R}_{\mathrm{W}}(\Omega)$ | $\mathscr{\sim}$ | $\begin{aligned} & \text { ® } \\ & \stackrel{0}{\text { ®̈ }} \end{aligned}$ | $\mathrm{V}_{\mathrm{L}}{ }^{(2)}$ | $\mathrm{V}_{+}{ }^{(3)}$ |
| MCP45HV31 | 1 | Potentiometer ${ }^{(1)}$ | $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ | 3Fh | $\begin{gathered} 5.0,10.0 \\ 50.0,100.0 \end{gathered}$ | 75 | 127 | 128 | $\begin{gathered} 1.8 \mathrm{~V} \text { to } \\ 5.5 \mathrm{~V} \end{gathered}$ | $10 \mathrm{~V}^{(4)}$ to 36 V |
| MCP45HV51 | 1 | Potentiometer ${ }^{(1)}$ | $\mathrm{I}^{2} \mathrm{C}$ | 7Fh | $\begin{gathered} 5.0,10.0 \\ 50.0,100.0 \end{gathered}$ | 75 | 255 | 256 | $\begin{gathered} 1.8 \mathrm{~V} \text { to } \\ 5.5 \mathrm{~V} \end{gathered}$ | $10 \mathrm{~V}^{(4)}$ to 36 V |
| MCP41HV31 ${ }^{(5)}$ | 1 | Potentiometer | SPI | 3Fh | $\begin{gathered} 5.0,10.0 \\ 50.0,100.0 \end{gathered}$ | 75 | 127 | 128 | $\begin{gathered} 1.8 \mathrm{~V} \text { to } \\ 5.5 \mathrm{~V} \end{gathered}$ | $10 \mathrm{~V}{ }^{(4)}$ to 36 V |
| MCP41HV51 ${ }^{(5)}$ | 1 | Potentiometer ${ }^{(5)}$ | SPI | 7Fh | $\begin{gathered} 5.0,10.0 \\ 50.0,100.0 \end{gathered}$ | 75 | 255 | 256 | $\begin{gathered} 1.8 \mathrm{~V} \text { to } \\ 5.5 \mathrm{~V} \end{gathered}$ | $10 \mathrm{~V}^{(4)}$ to 36 V |

Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).
2: This is relative to the DGND signal. There is a separate requirement for the $\mathrm{V}+/ \mathrm{V}$ - voltages. $\mathrm{V}_{\mathrm{L}} \geq \mathrm{V}-+2.7 \mathrm{~V}$.
3: Relative to $V$-, the $V_{L}$ and DGND signals must be between (inclusive) $V$ - and $V+$.
4: Analog operation will continue while the V+ voltage is above the device's analog Power-On Reset (POR)/ Brown-out Reset (BOR) voltage. Operational characteristics may exceed specified limits while the V+ voltage is below the specified minimum voltage.
5: For additional information on these devices, refer to DS20005207.

### 1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings $\dagger$
Voltage on V- with respect to DGND ..... DGND +0.6 V to -40.0 V
Voltage on V+ with respect to DGND ..... DGND - 0.3V to 40.0V
Voltage on $V+$ with respect to $V$ - ..... DGND -0.3 V to 40.0 V
Voltage on $\mathrm{V}_{\mathrm{L}}$ with respect to $\mathrm{V}+$ ..... -0.6 V to -40.0 V
Voltage on $V_{L}$ with respect to $V$ - ..... -0.6 V to +40.0 V
Voltage on $V_{L}$ with respect to DGND -0.6 V to +7.0 V
Voltage on SCL, SDA, A0, A1, $\overline{\text { WLAT, and }} \overline{\text { SHDN }}$ with respect to DGND ..... -0.6 V to $\mathrm{V}_{\mathrm{L}}+0.6 \mathrm{~V}$
Voltage on all other pins (PxA, PxW, and PxB) with respect to V- ..... -0.3 V to $\mathrm{V}++0.3 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0, \mathrm{~V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{L}}, \mathrm{V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{PP}}\right.$ on HV pins $)$ ..... $\pm 20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{L}}\right)$ ..... $\pm 20 \mathrm{~mA}$
Maximum current out of DGND pin ..... 100 mA
Maximum current into $V_{\mathrm{L}}$ pin ..... 100 mA
Maximum current out of $V$ - pin ..... 100 mA
Maximum current into V+ pin ..... 100 mA
Maximum current into PxA, PxW, and PxB pins (Continuous)
$R_{A B}=5 \mathrm{k} \Omega$ ..... $\pm 25 \mathrm{~mA}$
$R_{A B}=10 \mathrm{k} \Omega$ ..... $\pm 12.5 \mathrm{~mA}$
$\mathrm{R}_{\mathrm{AB}}=50 \mathrm{k} \Omega$ ..... $\pm 6.5 \mathrm{~mA}$
$R_{A B}=100 \mathrm{k} \Omega$ ..... $\pm 6.5 \mathrm{~mA}$
Maximum current into PxA, PxW, and PxB pins (Pulsed)
$F_{\text {PULSE }}>10 \mathrm{kHz}$ (Max IContinuous) / (Duty Cycle)
$\mathrm{F}_{\text {PULSE }} \leq 10 \mathrm{kHz}$ (Max $\left.I_{\text {Continuous }}\right) / \sqrt{ }$ (Duty Cycle)
Maximum output current sunk by any Output pin ..... 25 mA
Maximum output current sourced by any Output pin ..... 25 mA
Package Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=+150^{\circ} \mathrm{C}$ )
TSSOP-14 ..... 1000 mW
QFN-20 (5 x 5) ..... 2800 mW
Soldering temperature of leads (10 seconds) ..... $+300^{\circ} \mathrm{C}$
ESD protection on all pins
Human Body Model (HBM) ..... $\geq \pm 5 \mathrm{kV}$
Machine Model (MM) ..... $\geq \pm 400 \mathrm{~V}$
Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ..... $150^{\circ} \mathrm{C}$
Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied ..... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\dagger$ Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## AC/DC CHARACTERISTICS

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| Digital Positive Supply Voltage ( $\mathrm{V}_{\mathrm{L}}$ ) | $V_{L}$ | 2.7 | - | 5.5 | V | With respect to DGND (Note 4) |
|  |  | 1.8 | - | 5.5 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{L}} \geq \mathrm{V}-+2.7 \mathrm{~V} \\ & \text { (Note 1, Note 4) } \end{aligned}$ |
|  |  | - | - | 0 | V | With respect to V+ |
| Analog Positive Supply Voltage (V+) | V+ | $V_{L}{ }^{(16)}$ | - | 36.0 | V | With respect to V-(Note 4) |
| Digital Ground Voltage (DGND) | $\mathrm{V}_{\text {DGND }}$ | V- | - | $\mathrm{V}+\mathrm{V}_{\mathrm{L}}$ | V | With respect to V- (Note 4, Note 5) |
| Analog Negative Supply Voltage (V-) | V- | $-36.0+V_{L}$ | - | 0 | V | With respect to DGND and with $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ |
| Resistor Network Supply Voltage | $\mathrm{V}_{\mathrm{RN}}$ | - | - | 36.0 | V | Delta voltage between V+ and V- (Note 4) |
| $V_{\mathrm{L}}$ Start Voltage to ensure Wiper Reset | $\mathrm{V}_{\text {DPOR }}$ | - | - | 1.8 | V | With respect to DGND, V+ $>6.0 \mathrm{~V}$ RAM retention voltage $\left(\mathrm{V}_{\mathrm{RAM}}\right)<\mathrm{V}_{\mathrm{DBOR}}$ |
| V+ Voltage to ensure Wiper Reset | $\mathrm{V}_{\text {APOR }}$ | - | - | 6.0 | V | With respect to $\mathrm{V}-, \mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}$ RAM retention voltage $\left(V_{R A M}\right)<V_{B O R}$ |
| Digital to Analog Level Shifter Operational Voltage | $\mathrm{V}_{\text {LS }}$ | - | - | 2.3 | V | $\mathrm{V}_{\mathrm{L}}$ to V - voltage. DGND = V- |
| Power Rail Voltages during Power-Up (Note 1) | $\mathrm{V}_{\text {LPOR }}$ | - | - | 5.5 | V | ```Digital Powers (V/DGND) up 1st: V+ and V- floating or as \(\mathrm{V}+/ \mathrm{V}\) - powers-up (V+ must be \(\geq\) to DGND) (Note 18)``` |
|  | V+ ${ }^{\text {POR }}$ | - | - | 36 | V | Analog Powers (V+/V-) up 1st: $V_{L}$ and DGND floating or as $\mathrm{V}_{\mathrm{L}} / D G N D$ powers-up (DGND must be between V- and V+) (Note 18) |
| $V_{\mathrm{L}}$ Rise Rate to ensure Power-On Reset | $\mathrm{V}_{\text {LRR }}$ | (Note 6) |  |  | V/ms | With respect to DGND |

Note 1: This specification by design.
Note 4: $\mathrm{V}+$ voltage is dependent on V - voltage. The maximum delta voltage between $\mathrm{V}+$ and V - is 36 V . The digital logic DGND potential can be anywhere between $\mathrm{V}+$ and V -, the $\mathrm{V}_{\mathrm{L}}$ potential must be $>=$ DGND and <= $\mathrm{V}+$.
Note 5: Minimum value determined by maximum V - to $\mathrm{V}+$ potential equals 36 V and minimum $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ for operation. So 36V-1.8V = 34.2V.
Note 6: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
Note 16: For specified analog performance, V+ must be 20 V or greater (unless otherwise noted).
Note 18: During the power-up sequence, to ensure expected analog POR operation, the two power systems (analog and digital) should have a common reference to ensure that the driven DGND voltage is not at a higher potential than the driven V+ voltage.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  | Conditions |
| Delay after device exits the Reset state $\left(\mathrm{V}_{\mathrm{L}}>\mathrm{V}_{\mathrm{BOR}}\right)$ | T ${ }_{\text {BORD }}$ | - | 10 | 20 | $\mu \mathrm{s}$ |  |  |
| Supply Current (Note 7) | $\mathrm{I}_{\text {DDD }}$ | - | 45 | 650 | $\mu \mathrm{A}$ | Serial Interface Active, Write all 0's to Volatile Wiper 0 (address Oh)$\begin{aligned} & \mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{SCL}}=3.4 \mathrm{MHz}, \\ & \mathrm{~V}-=\mathrm{DGND} \end{aligned}$ |  |
|  |  | - | 4 | 7 | $\mu \mathrm{A}$ | Serial Interface Inactive,$\begin{aligned} & \mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{SCL}=\mathrm{V}_{\mathrm{IH}}, \text { Wiper }=0, \\ & \mathrm{~V}-=\mathrm{DGND} \end{aligned}$ |  |
|  | $\mathrm{I}_{\text {DDA }}$ | - | - | 5 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Current } \mathrm{V}+\text { to } \mathrm{V}-, \mathrm{PxA}=\mathrm{PxB}=\mathrm{PxW} \text {, } \\ & \text { DGND }=\mathrm{V}-+(\mathrm{V}+/ 2) \end{aligned}$ |  |
| Resistance ( $\pm 20 \%$ ) (Note 8) | $\mathrm{R}_{\mathrm{AB}}$ | 4.0 | 5 | 6.0 | $\mathrm{k} \Omega$ | -502 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36V |  |
|  |  | 8.0 | 10 | 12.0 | $\mathrm{k} \Omega$ | -103 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36V |  |
|  |  | 40.0 | 50 | 60.0 | $\mathrm{k} \Omega$ | -503 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36 V |  |
|  |  | 80.0 | 100 | 120.0 | $\mathrm{k} \Omega$ | -104 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36 V |  |
| $\mathrm{R}_{\mathrm{AB}}$ Current | $\mathrm{I}_{\text {AB }}$ | - | - | 9.00 | mA | -502 devices | $\begin{aligned} & 36 \mathrm{~V} / \mathrm{R}_{\mathrm{AB}(\mathrm{MIN})}, \\ & \mathrm{V}-=-18 \mathrm{~V}, \mathrm{~V}+=+18 \mathrm{~V}, \\ & \text { (Note } 9) \end{aligned}$ |
|  |  | - | - | 4.50 | mA | -103 devices |  |
|  |  | - | - | 0.90 | mA | -503 devices |  |
|  |  | - | - | 0.45 | mA | -104 devices |  |
| Resolution | N | 256 |  |  | Taps | 8-bit | No Missing Codes |
|  |  | 128 |  |  | Taps | 7-bit | No Missing Codes |
| Step Resistance (see Appendix B.4) | $\mathrm{R}_{\mathrm{S}}$ | - | $\mathrm{R}_{\mathrm{AB}} /(255)$ | - | $\Omega$ | 8-bit | Note 1 |
|  |  | - | $\mathrm{R}_{\mathrm{AB}} /(127)$ | - | $\Omega$ | 7-bit | Note 1 |

Note 1: This specification by design.
Note 7: Supply current (IDDD and IDDA) is independent of current through the resistor network.
Note 8: Resistance (RAB) is defined as the resistance between Terminal A to Terminal B.
Note 9: Ensured by the $R_{A B}$ specification and Ohm's Law.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  | Conditions |
| Wiper Resistance (see Appendix B.5) | $\mathrm{R}_{\mathrm{W}}$ | - | 75 | 170 | $\Omega$ | $\mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}+=+18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}, \\ & \text { code }=00 \mathrm{~h}, \mathrm{PxA}=\text { floating, } \\ & \mathrm{PxB}=\mathrm{V}-. \end{aligned}$ |
|  |  | - | 145 | 200 | $\Omega$ | $\mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}+=+5.0 \mathrm{~V}, \mathrm{~V}-=-5.0 \mathrm{~V}, \\ & \text { code }=00 \mathrm{~h}, \mathrm{PxA}=\text { floating, } \\ & \mathrm{PxB}=\mathrm{V}-.(\text { Note } 2) \end{aligned}$ |
| Nominal Resistance Tempco (see Appendix B.23) | $\Delta \mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T}$ | - | 50 | - | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
|  |  | - | 100 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Ratiometeric Tempco (see Appendix B.22) | $\Delta \mathrm{V}_{\mathrm{BW}} / \Delta \mathrm{T}$ | - | 15 | - | ppm $/{ }^{\circ} \mathrm{C}$ | Code = Mid scale (7Fh or 3Fh) |  |
| Resistor Terminal Input Voltage Range <br> (Terminals A, B and W) | $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{W}}, \mathrm{V}_{\mathrm{B}}$ | V- | - | V+ | V | Note 1, Note 11 |  |
| Current through Terminals (A, B, and Wiper) (Note 1) | $\mathrm{I}_{\mathrm{T}}, \mathrm{I}_{\mathrm{W}}$ | - | - | 25 | mA | -502 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\left.\mathrm{I}_{\mathrm{AW}(\mathrm{W}} \ldots \mathrm{FS}\right)$ |
|  |  | - | - | 12.5 | mA | -103 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}(\mathrm{W} \neq \mathrm{FS})}$ |
|  |  | - | - | 6.5 | mA | -503 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}(\mathrm{W} \neq \mathrm{FS})}$ |
|  |  | - | - | 6.5 | mA | -104 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}(\mathrm{W}}(\mathrm{FFS})$ |
|  |  | - | - | 36 | mA | $\mathrm{I}_{\mathrm{BW}(\mathrm{W}=\mathrm{zS}), \text { or } \mathrm{I}_{\mathrm{AW}}(\mathrm{W}=\mathrm{FS})}$ |  |
| Leakage current into A, W or B | $\mathrm{I}_{\mathrm{TL}}$ | - | 5 | - | nA | $\mathrm{A}=\mathrm{W}=\mathrm{B}=\mathrm{V}$ - |  |

Note 1: This specification by design.
Note 2: This parameter is not tested, but specified by characterization.
Note 11: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to $\mathrm{DGND}-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  |  | Conditions |
| Full Scale Error (Potentiometer) (8-bit code $=$ FFh, 7-bit code = 7Fh) (Note 10, Note 17) $\left(\mathrm{V}_{\mathrm{A}}=\mathrm{V}+, \mathrm{V}_{\mathrm{B}}=\mathrm{V}-\right)$ (see Appendix B.10) | $\mathrm{V}_{\text {WFSE }}$ | -10.5 | - | - | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -8.5 | - | - | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | -14.0 | - | - | LSb |  |  | $\mathrm{V}_{\text {AB }}=10 \mathrm{~V}$ to 36 V |
|  |  | -5.5 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -4.5 | - | - | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | -7.5 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -4.5 | - | - | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -6.0 | - | - | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | -2.65 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -2.25 | - | - | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | -3.5 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.0 | - | - | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -1.4 | - | - | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.0 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -1.2 | - | - | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.7 | - | - | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -0.95 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.85 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\text {AB }}=20 \mathrm{~V}$ to 36 V |
|  |  | -0.975 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |

Note 2: This parameter is not tested, but specified by characterization.
Note 10: Measured at $\mathrm{V}_{\mathrm{W}}$ with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}^{+}$and $\mathrm{V}_{\mathrm{B}}=\mathrm{V}$ -
Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  |  | Conditions |
| Zero Scale Error (Potentiometer) (8-bit code $=00 \mathrm{~h}$, 7-bit code = 00h) (Note 10, Note 17) $\left(\mathrm{V}_{\mathrm{A}}=\mathrm{V}+, \mathrm{V}_{\mathrm{B}}=\mathrm{V}-\right)$ (see Appendix B.11) | $\mathrm{V}_{\text {WZSE }}$ | - | - | +9.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +8.5 | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | - | - | +14.5 | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +4.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +7.0 | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +4.25 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +6.5 | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +2.125 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +3.25 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.9 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +1.3 | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.7 | LSb |  |  | $\mathrm{V}_{\text {AB }}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.6 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.95 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.3 | LSb |  | 7-bit | $\mathrm{V}_{\text {AB }}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.475 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |

Note 2: This parameter is not tested, but specified by characterization.
Note 10: Measured at $\mathrm{V}_{\mathrm{W}}$ with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}+{ }_{\text {and }} \mathrm{V}_{\mathrm{B}}=\mathrm{V}$ -
Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  |  | Conditions |
| Potentiometer Integral Nonlinearity (Note 10, Note 17) (see Appendix B.12) | P-INL | -1 | $\pm 0.5$ | +1 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1 | $\pm 0.5$ | +1 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.1 | $\pm 0.5$ | +1.1 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V , (Note 2) |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V} \text { to } 36 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | -0.6 | $\pm 0.25$ | +0.6 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.85 | $\pm 0.5$ | +1.85 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.2 | $\pm 0.5$ | +1.2 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V , (Note 2) |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V} \text { to } 36 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
| Potentiometer Differential Nonlinearity (Note 10, Note 17) (see Appendix B.13) | P-DNL | -0.7 | $\pm 0.25$ | +0.7 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V (Note 2) |
|  |  | -0.25 | $\pm 0.125$ | +0.25 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.375 | $\pm 0.125$ | +0.375 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.25 | $\pm 0.1$ | +0.25 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.25 | $\pm 0.125$ | +0.25 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.125 | $\pm 0.1$ | +0.125 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.25 | $\pm 0.125$ | +0.25 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.125 | $\pm 0.1$ | +0.125 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |

Note 2: This parameter is not tested, but specified by characterization.
Note 10: Measured at $\mathrm{V}_{\mathrm{W}}$ with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}+{ }_{\text {and }} \mathrm{V}_{\mathrm{B}}=\mathrm{V}$ -
Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to $\mathrm{DGND}-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |  |  |
| $\begin{aligned} & \hline \text { Bandwidth }-3 \mathrm{~dB} \\ & (\text { load }=30 \mathrm{pF}) \end{aligned}$ | BW | - | 480 | - | kHz | $5 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 480 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
|  |  | - | 240 | - | kHz | $10 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 240 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
|  |  | - | 48 | - | kHz | $50 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 48 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
|  |  | - | 24 | - | kHz | $100 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 24 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
| $\mathrm{V}_{\mathrm{W}}$ Settling Time $\left(\mathrm{V}_{\mathrm{A}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}\right.$, $\pm 1 \mathrm{LSb}$ error band, $C_{L}=50 \mathrm{pF}$ ) (see Appendix B.17) | $t_{s}$ | - | 1 | - | $\mu \mathrm{s}$ | $5 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |  |
|  |  | - | 1 | - | $\mu \mathrm{s}$ | $10 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |  |
|  |  | - | 2.5 | - | $\mu \mathrm{s}$ | $50 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |  |
|  |  | - | 5 | - | $\mu \mathrm{s}$ | $100 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |  |

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  |  | Conditions |
| Rheostat Integral Nonlinearity (Note 12, Note 13, Note 14, Note 17) (see Appendix B.5) | R-INL | -2.0. | - | +2.0 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -2.5 | - | +2.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -4.5 | - | +4.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.0 | - | +1.0 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.5 | - | +1.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -2.0 | - | +2.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.2 | - | +1.2 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.75 | - | +1.75 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -2.0 | - | +2.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.6 | - | +0.6 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.8 | - | +0.8 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -1.1 | - | +1.1 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.0 | - | +1.0 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.0 | - | +1.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -1.2 | - | +1.2 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.6 | - | +0.6 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.0 | - | +1.0 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.0 | - | +1.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -1.2 | - | +1.2 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.6 | - | +0.6 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |

Note 2: This parameter is not tested, but specified by characterization.
Note 12: Nonlinearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
Note 13: Externally connected to a Rheostat configuration (RBW), and then tested.
Note 14: Wiper current $\left(\mathrm{I}_{\mathrm{W}}\right)$ condition determined by $\mathrm{R}_{\mathrm{AB}(\max )}$ and Voltage Condition, the delta voltage between $\mathrm{V}+$ and V- (voltages are $36 \mathrm{~V}, 20 \mathrm{~V}$, and 10 V ).
Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  |  | Conditions |
| Rheostat <br> Differential <br> Nonlinearity <br> (Note 12, Note 13, <br> Note 14, Note 17) <br> (see Appendix <br> B.5) | R-DNL | -0.5 | - | +0.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.8 | - | +0.8 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.4 | - | +0.4 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb | $\begin{aligned} & 100 \mathrm{k} \\ & \Omega \end{aligned}$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |

Note 2: This parameter is not tested, but specified by characterization.
Note 12: Nonlinearity is affected by wiper resistance ( $R_{W}$ ), which changes significantly over voltage and temperature.
Note 13: Externally connected to a Rheostat configuration (RBW), and then tested.
Note 14: Wiper current $\left(\mathrm{I}_{\mathrm{W}}\right)$ condition determined by $\mathrm{R}_{\mathrm{AB}(\max )}$ and Voltage Condition, the delta voltage between $\mathrm{V}+$ and V - (voltages are $36 \mathrm{~V}, 20 \mathrm{~V}$, and 10 V ).
Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to $\mathrm{DGND}-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| Capacitance ( $\mathrm{P}_{\mathrm{A}}$ ) | $\mathrm{C}_{\text {A }}$ | - | 75 | - | pF | Measured to $V-$, $\mathrm{f}=1 \mathrm{MHz}$, <br> Wiper code = Mid Scale |
| Capacitance ( $\mathrm{P}_{\mathrm{w}}$ ) | $\mathrm{C}_{\mathrm{W}}$ | - | 120 | - | pF | Measured to $V-$, $\mathrm{f}=1 \mathrm{MHz}$, Wiper code = Mid Scale |
| Capacitance ( $\mathrm{P}_{\mathrm{B}}$ ) | $\mathrm{C}_{\mathrm{B}}$ | - | 75 | - | pF | Measured to $V$-, $\mathrm{f}=1 \mathrm{MHz}$, Wiper code $=$ Mid Scale |
| Common-Mode Leakage | $\mathrm{I}_{\text {CM }}$ | - | 5 | - | nA | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{W}}$ |
| Digital Interface Pin Capacitance | $\mathrm{C}_{\mathrm{IN}}$, CoUt | - | 10 | - | pF | $\mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz}$ |

Digital Inputs/Outputs (SDA, SCL, A0, A1, SHDN, WLAT)

| Schmitt Trigger High- <br> Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{L}}$ | - | $\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}$ | V | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Schmitt Trigger Low- <br> Input Threshold | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{DGND}-0.5 \mathrm{~V}$ | - | $0.3 \mathrm{~V}_{\mathrm{L}}$ | V |  |
| Hysteresis of Schmitt <br> Trigger Inputs | $\mathrm{V}_{\mathrm{HYS}}$ | - | $0.1 \mathrm{~V}_{\mathrm{L}}$ | - | V |  |
| Output Low <br> Voltage (SDA) | $\mathrm{V}_{\mathrm{OL}}$ | DGND | - | $0.2 \mathrm{~V}_{\mathrm{L}}$ | V | $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |
|  | DGND | - | $0.2 \mathrm{~V}_{\mathrm{L}}$ | V | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=800 \mu \mathrm{~A}$ |  |
| Input Leakage <br> Current | $\mathrm{I}_{\mathrm{IL}}$ | -1 |  | 1 | uA | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{L}}$ and $\mathrm{V}_{\mathrm{IN}}=\mathrm{DGND}$ |

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to $\mathrm{DGND}-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  | Conditions |
| RAM (Wiper, TCON) Value |  |  |  |  |  |  |  |
| Wiper Value Range | N | Oh | - | FFh | hex | 8-bit |  |
|  |  | Oh | - | 7Fh | hex | 7-bit |  |
| Wiper POR/BOR Value | NPOR/BOR | 7Fh |  |  | hex | 8-bit |  |
|  |  | 3Fh |  |  | hex | 7-bit |  |
| TCON Value Range | N | Oh | - | FFh | hex |  |  |
| TCON POR/BOR Value | $\mathrm{N}_{\text {TCON }}$ | FF |  |  | hex | All Terminals connected |  |
| Power Requirements |  |  |  |  |  |  |  |
| Power Supply Sensitivity (see Appendix B.20) | PSS | - | 0.0015 | 0.0035 | \%/\% | 8-bit | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}+=18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}, \\ & \text { Code }=7 \mathrm{Fh} \end{aligned}$ |
|  |  | - | 0.0015 | 0.0035 | \%/\% | 7-bit | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}+=18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}, \\ & \text { Code }=3 \mathrm{Fh} \end{aligned}$ |
| Power Dissipation | $\mathrm{P}_{\text {DISS }}$ | - | 260 | - | mW | $5 \mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~V}+=18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}$ |
|  |  | - | 130 | - | mW | $10 \mathrm{k} \Omega$ | (Note 15) |
|  |  | - | 26 | - | mW | $50 \mathrm{k} \Omega$ |  |
|  |  | - | 13 | - | mW | $100 \mathrm{k} \Omega$ |  |

Note 15: $P_{\text {DISS }}=I^{*} V$, or $\left(\left(I_{D D D} * 5.5 V\right)+\left(I_{D D A} * 36 V\right)+\left(I_{A B} * 36 V\right)\right)$.

## DC Notes:

1. This specification by design.
2. This parameter is not tested, but specified by characterization.
3. See Absolute Maximum Ratings.
4. $\mathrm{V}+$ voltage is dependent on V - voltage. The maximum delta voltage between $\mathrm{V}+$ and V - is 36 V . The digital logic DGND potential can be anywhere between $\mathrm{V}+$ and V -, the $\mathrm{V}_{\mathrm{L}}$ potential must be $>=\mathrm{DGND}$ and $<=\mathrm{V}+$.
5. Minimum value determined by maximum $V$ - to $V+$ potential equals 36 V and minimum $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ for operation. So $36 \mathrm{~V}-1.8 \mathrm{~V}=34.2 \mathrm{~V}$.
6. $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
7. Supply current ( $I_{D D D}$ and $\left.I_{D D A}\right)$ is independent of current through the resistor network.
8. Resistance $\left(R_{A B}\right)$ is defined as the resistance between Terminal $A$ to Terminal $B$.
9. Ensured by the $R_{A B}$ specification and Ohm's Law.
10. Measured at $\mathrm{V}_{\mathrm{W}}$ with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}+$ and $\mathrm{V}_{\mathrm{B}}=\mathrm{V}$-.
11. Resistor terminals $A, W$ and $B$ 's polarity with respect to each other is not restricted.
12. Nonlinearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
13. Externally connected to a Rheostat configuration ( $R_{B W}$ ), and then tested.
14. Wiper current $\left(\mathrm{I}_{\mathrm{W}}\right)$ condition determined by $\mathrm{R}_{\mathrm{AB}(\max )}$ and Voltage Condition, the delta voltage between $\mathrm{V}+$ and V (voltages are $36 \mathrm{~V}, 20 \mathrm{~V}$, and 10 V ).
15. $\mathrm{P}_{\mathrm{DISS}}=I^{*} \mathrm{~V}$, or $\left(\left(I_{D D D} * 5.5 \mathrm{~V}\right)+\left(\mathrm{I}_{\mathrm{DDA}} * 36 \mathrm{~V}\right)+\left(\mathrm{I}_{\mathrm{AB}} * 36 \mathrm{~V}\right)\right)$.
16. For specified analog performance, $\mathrm{V}+$ must be 20 V or greater (unless otherwise noted).
17. Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.
18. During the power-up sequence, to ensure expected analog POR operation, the two power systems (analog and digital) should have a common reference to ensure that the driven DGND voltage is not at a higher potential than the driven $\mathrm{V}+$ voltage.

### 1.1 Timing Waveforms and Requirements



FIGURE 1-1: Settling Time Waveforms.

## TABLE 1-1: WIPER SETTLING TIMING

| Timing Characteristics |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  | Conditions |
| $\mathrm{V}_{\mathrm{W}}$ Settling Time $\left(\mathrm{V}_{\mathrm{A}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}\right.$, $\pm 1$ LSb error band, $C_{L}=50 \mathrm{pF}$ ) | $\mathrm{t}_{\text {s }}$ | - | 1 | - | $\mu \mathrm{s}$ | $5 \mathrm{k} \Omega$ | Code $=00 \mathrm{~h}->$ FFh (7Fh); FFh (7Fh) -> 00h |
|  |  | - | 1 | - | $\mu \mathrm{s}$ | $10 \mathrm{k} \Omega$ | Code $=00 \mathrm{~h}->$ FFh (7Fh); FFh (7Fh) -> 00h |
|  |  | - | 2.5 | - | $\mu \mathrm{s}$ | $50 \mathrm{k} \Omega$ | Code $=00 \mathrm{~h}->$ FFh (7Fh); FFh (7Fh) -> 00h |
|  |  | - | 5 | - | $\mu \mathrm{s}$ | $100 \mathrm{k} \Omega$ | Code = 00h -> FFh (7Fh); FFh (7Fh) -> 00h |



FIGURE 1-2:
$I^{2} C$ Bus Start/Stop Bits Timing Waveforms.
TABLE 1-2: $\quad I^{2} \mathrm{C}$ BUS START/STOP BITS AND $\overline{\text { WLAT REQUIREMENTS }}$


Note 1: $\quad$ Serial Interface has equal performance when DGND $>=\mathrm{V}-+0.9 \mathrm{~V}$.
Note 9: The transition of the WLAT signal between 10 ns before the rising edge (Spec 94) and 200 ns after the rising edge (Spec 95) of the SCL signal is indeterminant if the Write Data is delayed or not.


FIGURE 1-3: $\quad{ }^{2} C$ Bus Timing Waveforms.
TABLE 1-3: $\quad I^{2} \mathrm{C}$ BUS REQUIREMENTS (SLAVE MODE)

| $1^{2} C^{\text {TM }}$ AC Characteristics |  |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ (Extended) $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$; DGND $=\mathrm{V}$ - $($ Note 1$)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Symbol | Characteristic |  | Min. | Max. | Units | Conditions |
| 100 | $\mathrm{T}_{\text {HIGH }}$ | Clockhightime | 100 kHz mode | 4000 | - | ns | 1.8V-5.5V |
|  |  |  | 400 kHz mode | 600 | - | ns | 2.7V-5.5V |
|  |  |  | 1.7 MHz mode | 120 | - | ns | 4.5V-5.5V |
|  |  |  | 3.4 MHz mode | 60 | - | ns | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ |
| 101 | TLOW | Clock low time | 100 kHz mode | 4700 | - | ns | 1.8V-5.5V |
|  |  |  | 400 kHz mode | 1300 | - | ns | 2.7V-5.5V |
|  |  |  | 1.7 MHz mode | 320 | - | ns | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ |
|  |  |  | 3.4 MHz mode | 160 | - | ns | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ |
| 102A ${ }^{(6)}$ | $\mathrm{T}_{\mathrm{RSCL}}$ | SCL rise time | 100 kHz mode | - | 1000 | ns | Cb is specified to be from 10 to 400 pF ( 100 pF maximum for 3.4 MHz mode) |
|  |  |  | 400 kHz mode | $20+0.1 \mathrm{Cb}$ | 300 | ns |  |
|  |  |  | 1.7 MHz mode | 20 | 80 | ns |  |
|  |  |  | 1.7 MHz mode | 20 | 160 | ns | After a Repeated Start condition or an Acknowledge bit |
|  |  |  | 3.4 MHz mode | 10 | 40 | ns |  |
|  |  |  | 3.4 MHz mode | 10 | 80 | ns | After a Repeated Start condition or an Acknowledge bit |
| 102B ${ }^{(6)}$ | $\mathrm{T}_{\text {RSDA }}$ | SDA rise time | 100 kHz mode | - | 1000 | ns | Cb is specified to be from 10 to 400 pF ( 100 pF max for 3.4 MHz mode) |
|  |  |  | 400 kHz mode | $20+0.1 \mathrm{Cb}$ | 300 | ns |  |
|  |  |  | 1.7 MHz mode | 20 | 160 | ns |  |
|  |  |  | 3.4 MHz mode | 10 | 80 | ns |  |

Note 1: $\quad$ Serial Interface has equal performance when $\operatorname{DGND}>=\mathrm{V}-+0.9 \mathrm{~V}$.
Note 6: Not tested.

## TABLE 1-4: $\quad \mathrm{I}^{2} \mathrm{C}$ BUS REQUIREMENTS (SLAVE MODE) (CONTINUED)

| $1^{2} C^{\text {TM }}$ AC Characteristics |  |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ (Extended) $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$; DGND $=\mathrm{V}$ - (Note 1 ) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic |  | Min. | Max. | Units | Conditions |
| 103A ${ }^{(5)}$ | $\mathrm{T}_{\text {FSCL }}$ | SCL fall time | 100 kHz mode | - | 300 | ns | Cb is specified to be from 10 to 400 pF ( 100 pF max for 3.4 MHz mode) |
|  |  |  | 400 kHz mode | $20+0.1 \mathrm{Cb}$ | 300 | ns |  |
|  |  |  | 1.7 MHz mode | 20 | 80 | ns |  |
|  |  |  | 3.4 MHz mode | 10 | 40 | ns |  |
| 103B ${ }^{(5)}$ | $\mathrm{T}_{\text {FSDA }}$ | SDA fall time | 100 kHz mode | - | 300 | ns | Cb is specified to be from 10 to 400 pF ( 100 pF max for 3.4 MHz mode) |
|  |  |  | 400 kHz mode | $20+0.1 \mathrm{Cb}^{(4)}$ | 300 | ns |  |
|  |  |  | 1.7 MHz mode | 20 | 160 | ns |  |
|  |  |  | 3.4 MHz mode | 10 | 80 | ns |  |
| 106 | $\begin{gathered} \mathrm{T}_{\mathrm{HD}: \mathrm{DA}} \\ \mathrm{~T} \end{gathered}$ | Data input hold time | 100 kHz mode | 0 | - | ns | 1.8V-5.5V, Note 7 |
|  |  |  | 400 kHz mode | 0 | - | ns | 2.7V-5.5V, Note 7 |
|  |  |  | 1.7 MHz mode | 0 | - | ns | 4.5V-5.5V, Note 7 |
|  |  |  | 3.4 MHz mode | 0 | - | ns | 4.5V-5.5V, Note 7 |
| 107 | $\mathrm{T}_{\text {SU:DAT }}$ | Data input setup time | 100 kHz mode | 250 | - | ns | Note 3 |
|  |  |  | 400 kHz mode | 100 | - | ns |  |
|  |  |  | 1.7 MHz mode | 10 | - | ns |  |
|  |  |  | 3.4 MHz mode | 10 | - | ns |  |
| 109 | $\mathrm{T}_{\mathrm{AA}}$ | Output valid from clock | 100 kHz mode | - | 3450 | ns | Note 2 |
|  |  |  | 400 kHz mode | - | 900 | ns |  |
|  |  |  | 1.7 MHz mode | - | 150 | ns | $\mathrm{Cb}=100 \mathrm{pF},$ <br> Note 2, Note 8 |
|  |  |  |  | - | 310 | ns | $\mathrm{Cb}=400 \mathrm{pF},$ <br> Note 2, Note 6 |
|  |  |  | 3.4 MHz mode | - | 150 | ns | Cb $=100 \mathrm{pF}$, Note 2 |
| 110 | $\mathrm{T}_{\text {BUF }}$ | Bus free time | 100 kHz mode | 4700 | - | ns | Time the bus must be free before a new transmission can start |
|  |  |  | 400 kHz mode | 1300 | - | ns |  |
|  |  |  | 1.7 MHz mode | N.A. | - | ns |  |
|  |  |  | 3.4 MHz mode | N.A. | - | ns |  |
|  | $\mathrm{T}_{\text {SP }}$ | Input filter spike suppression (SDA and SCL) | 100 kHz mode | - | 50 | ns | NXP Spec states N.A. |
|  |  |  | 400 kHz mode | - | 50 | ns |  |
|  |  |  | 1.7 MHz mode | - | 10 | ns | Spike suppression |
|  |  |  | 3.4 MHz mode | - | 10 | ns | Spike suppression |

Note 1: $\quad$ Serial Interface has equal performance when DGND >= $\mathrm{V}-+0.9 \mathrm{~V}$.
Note 2: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
Note 3: A fast-mode ( 400 kHz ) $I^{2} \mathrm{C}$ bus device can be used in a standard mode $(100 \mathrm{kHz}) I^{2} \mathrm{C}$ bus system, but the requirement $\mathrm{t}_{\text {Su;DAT }}>=250 \mathrm{~ns}$ must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line $T_{R}$ max. $\mathrm{t}_{\mathrm{Su} \text {; DAT }}=1000+250=1250 \mathrm{~ns}$ (according to the standard mode $I^{2} C$ bus specification) before the $S C L$ line is released.
Note 6: $\quad$ Not tested.
Note 7: A master transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
Note 8: $\quad$ Ensured by the $\mathrm{T}_{\mathrm{AA}}$ 3.4 MHz specification test.

## Timing Table Notes:

1. Serial Interface has equal performance when $\mathrm{DGND}>=\mathrm{V}-+0.9 \mathrm{~V}$.
2. As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3. A fast-mode ( 400 kHz ) $\mathrm{I}^{2} \mathrm{C}$ bus device can be used in a standard mode $(100 \mathrm{kHz}) \mathrm{I}^{2} \mathrm{C}$ bus system, but the requirement $t_{\text {SU;DAT }}>=250 \mathrm{~ns}$ must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line
$\mathrm{T}_{\mathrm{R}}$ max. $+\mathrm{t}_{\text {SU;DAT }}=1000+250=1250 \mathrm{~ns}$ (according to the standard mode $\mathrm{I}^{2} \mathrm{C}$ bus specification) before the SCL line is released.
4. The MCP45HVX1 device must provide a data hold time to bridge the undefined part between $\mathrm{V}_{\text {IH }}$ and $\mathrm{V}_{\text {IL }}$ of the falling edge of the SCL signal. This specification is not a part of the $I^{2} \mathrm{C}$ specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
5. Use Cb in pF for the calculations.
6. Not tested.
7. A master transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
8. Ensured by the $\mathrm{T}_{\mathrm{AA}} 3.4 \mathrm{MHz}$ specification test.
9. The transition of the $\overline{\text { WLAT }}$ signal between 10 ns before the rising edge (Spec 94) and 200 ns after the rising edge (Spec 95) of the SCL signal is indeterminant if the Write Data is delayed or not.

## TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}+=+10 \mathrm{~V}$ to $+36 \mathrm{~V}, \mathrm{~V}-=\mathrm{DGND}=\mathrm{GND}$.

| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Ranges |  |  |  |  |  |  |
| Specified Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal Package Resistances |  |  |  |  |  |  |
| Thermal Resistance, 14L-TSSOP (ST) | $\theta_{\text {JA }}$ | - | 100 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Thermal Resistance, 20L-QFN (MQ) | $\theta_{\mathrm{JA}}$ | - | 36.1 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

### 2.0 TYPICAL PERFORMANCE CURVES

Note: The device Performance Curves are available in a separate document. This is done to keep the file size of this PDF document less than the 10MB file attachment limit of many mail servers.
The MCP45HVX1 Performance Curves document is literature number DS20005307, and can be found on the Microchip web site. Look at the MCP45HVX1 Product Page under Documentation and Software, in the Data Sheets category.

NOTES:

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.
Additional descriptions of the device pins follows.

## TABLE 3-1: PINOUT DESCRIPTION FOR THE MCP45HVX1

| Pin |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TSSOP | QFN | Symbol | Type | Buffer Type |  |
| 14L | 20L |  |  |  |  |
| 1 | 1 | V | P | - | Positive Digital Power Supply Input |
| 2 | 2 | SCL | 1 | ST | $1^{2} \mathrm{C}^{\text {TM }}$ Serial Clock pin |
| 3 | 3 | A1 | 1 | ST | $\mathrm{I}^{2} \mathrm{C}$ Address 1 |
| 4 | 4 | SDA | I/O | ST | $1^{2} \mathrm{C}$ Serial Data pin |
| 5 | 5 | A0 | 1 | ST | $1^{2} \mathrm{C}$ Address 0 |
| 6 | 6 | $\overline{\text { WLAT }}$ | I | ST | Wiper Latch Enable <br> $0=$ Received $I^{2}$ C Shift Register Buffer (SPBUF) value is transfered to Wiper register. <br> $1=$ Received $I^{2} C$ data value is held in $I^{2} C$ Shift Register Buffer (SPBUF). |
| 7 | $\begin{array}{\|c\|} \hline 8,9,10,17 \\ 18,19,20 \\ \hline \end{array}$ | NC | - | - | Pin not internally connected to die. To reduce noise coupling, connect pin either to DGND or $\mathrm{V}_{\mathrm{L}}$. |
| 8 | 7 | $\overline{\text { SHDN }}$ | I | ST | Shutdown |
| 9 | 11 | DGND | P | - | Ground |
| 10 | 12 | $V$ - | P | - | Analog Negative Potential Supply |
| 11 | 13 | P0B | I/O | A | Potentiometer 0 Terminal B |
| 12 | 14 | POW | I/O | A | Potentiometer 0 Wiper Terminal |
| 13 | 15 | P0A | I/O | A | Potentiometer 0 Terminal A |
| 14 | 16 | V+ | P | - | Analog Positive Potential Supply |
| - | 21 | EP | P | - | Exposed Pad, connect to V- signal or Not Connected (floating). (Note 1) |
| Legend: | $\begin{aligned} & \text { A = Analog } \\ & \text { I = Input } \end{aligned}$ |  | $\begin{aligned} & \text { ST = Schmitt Trigge } \\ & \text { O = Output } \end{aligned}$ |  | I/O = Input/Output $\quad \mathrm{P}=$ Power |

Note 1: The QFN package has a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device's V-pin.

### 3.1 Positive Power Supply Input ( $\mathrm{V}_{\mathrm{L}}$ )

The $V_{\mathrm{L}}$ pin is the device's positive power supply input. The input power supply is relative to DGND and can range from 1.8 V to 5.5 V . A decoupling capacitor on $\mathrm{V}_{\mathrm{L}}$ (to DGND) is recommended to achieve maximum performance.

### 3.2 Digital Ground (DGND)

The DGND pin is the device's digital ground reference.

### 3.3 Analog Positive Voltage (V+)

Analog circuitry positive supply voltage. Must have a higher potential than the V-pin.

### 3.4 Analog Negative Voltage (V-)

Analog circuitry negative supply voltage. The Vpotential must be lower than or equal to the DGND pin potential.

### 3.5 Serial Clock (SCL)

The SCL pin is the serial interface's Serial Clock pin. This pin is connected to the Host Controller's SCL pin. The MCP45HVX1 is an $I^{2} \mathrm{C}$ slave device, so its SCL pin is an input-only pin.

### 3.6 Serial Data (SDA)

The SDA pin is the serial interface's Serial Data In/Out pin. This pin is connected to the Host Controller's SDA pin. The SDA pin is an open-drain N-Channel driver.
This pin allows the host controller to read and write the digital potentiometer registers (Wiper and TCON).

### 3.7 Address 0 (AO)

The A0 pin is the Address 0 input for the $I^{2} \mathrm{C}$ interface. At the device's POR/BOR the value of the A0 address bit is latched. This input along with the A1 pin completes the device address. This allows up to four MCP45HVXX devices to be on a single $I^{2} \mathrm{C}$ bus.

### 3.8 Address 1 (A1)

The A 1 pin is the $\mathrm{I}^{2} \mathrm{C}$ interface's Address 1 pin. Along with the A0 pins, up to four MCP45HVXX devices can be on a single $I^{2} C$ bus.

### 3.9 Wiper Latch (WLAT)

The WLAT pin is used to hold off the transfer of the received wiper value (in the Shift register) to the Wiper register. This allows this transfer to be synchronized to an external event (such as zero crossing). See Section 4.3.2.

### 3.10 Shutdown (SHDN)

The $\overline{\text { SHDN }}$ pin is used to force the resistor network terminals into the hardware shutdown state. See Section 4.3.1.

### 3.11 Potentiometer Terminal B

The Terminal B pin is connected to the internal potentiometer's Terminal B.
The potentiometer's Terminal $B$ is the fixed connection to the zero-scale wiper value of the digital potentiometer. This corresponds to a wiper value of $0 \times 00$ for both 7-bit and 8-bit devices.

The Terminal B pin does not have a polarity relative to the Terminal W or A pins. The Terminal B pin can support both positive and negative current. The voltage on Terminal B must be between $\mathrm{V}+$ and V -.

### 3.12 Potentiometer Wiper (W) Terminal

The Terminal $W$ pin is connected to the internal potentiometer's Terminal $W$ (the wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The Terminal W pin does not have a polarity relative to Terminal's A or B pins. The Terminal W pin can support both positive and negative current. The voltage on Terminal W must be between V+ and V-.
If the $\mathrm{V}+$ voltage powers-up before the $\mathrm{V}_{\mathrm{L}}$ voltage, the wiper is forced to mid scale once the analog POR voltage is crossed.
If the $\mathrm{V}+$ voltage powers-up after the $\mathrm{V}_{\mathrm{L}}$ voltage is greater than the digital POR voltage, the wiper is forced to the value in the Wiper register once the analog POR voltage is crossed.

### 3.13 Potentiometer Terminal A

The Terminal A pin is connected to the internal potentiometer's Terminal A.
The potentiometer's Terminal $A$ is the fixed connection to the full scale wiper value of the digital potentiometer. This corresponds to a wiper value of 0xFF for 8-bit devices or 0x7F for 7-bit devices.
The Terminal A pin does not have a polarity relative to the Terminal $W$ or $B$ pins. The Terminal A pin can support both positive and negative current. The voltage on Terminal A must be between V+ and V-.

### 3.14 Exposed Pad (EP)

This pad is only on the bottom of the QFN packages. This pad is conductively connected to the device substrate. The EP pin must be connected to the Vsignal or left floating. This pad could be connected to a PCB heat sink to assist as a heat sink for the device.

### 3.15 Not Connected (NC)

This pin is not internally connected to the die. To reduce noise coupling, these pins should be connected to either $\mathrm{V}_{\mathrm{L}}$ or DGND.

