Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

MCP453X/455X/463X/465X

7/8-Bit Single/Dual I²C Digital POT with Volatile Memory

Features:

- Single or Dual Resistor Network Options
- Potentiometer or Rheostat Configuration Options
- Resistor Network Resolution
  - 7-bit: 128 Resistors (129 Steps)
  - 8-bit: 256 Resistors (257 Steps)
- R_{AB} Resistances Options of:
  - 5 kΩ
  - 10 kΩ
  - 50 kΩ
  - 100 kΩ
- Zero-Scale to Full-Scale Wiper Operation
- Low Wiper Resistance: 75Ω (typical)
- Low Tempco:
  - Absolute (Rheostat): 50 ppm typical (0°C to 70°C)
  - Ratiometric (Potentiometer): 15 ppm typical
- I²C Serial Interface
  - 100 kHz, 400 kHz and 3.4 MHz Support
- Serial Protocol Allows:
  - High-Speed Read/Write to Wiper
  - Increment/Decrement of Wiper
- Resistor Network Terminal Disconnect Feature via the Terminal Control (TCON) Register
- Brown-Out Reset Protection (1.5V typical)
- Serial Interface Inactive Current (2.5 uA typical)
- High-Voltage Tolerant Digital Inputs: up to 12.5V
- Wide Operating Voltage:
  - 2.7V to 5.5V - Device Characteristics Specified
  - 1.8V to 5.5V - Device Operation
- Wide Bandwidth (-3dB) Operation:
  - 2 MHz (typical) for 5.0 kΩ Device
- Extended Temperature Range (-40°C to +125°C)

Description:

The MCP45XX and MCP46XX devices offer a wide range of product offerings using an I²C interface. This family of devices support 7-bit and 8-bit resistor networks, volatile memory configurations, and Potentiometer and Rheostat pinouts.

Package Types (top view)

MCP45X1 Single Potentiometer



MSOP

MCP45X2 Single Rheostat



MSOP



DFN 3x3 (MF) *



DFN 3x3 (MF) *

MCP46X1 Dual Potentiometers



TSSOP



QFN-16 4x4 (ML) *

MCP46X2 Dual Rheostat



MSOP



DFN 3x3 (MF) *

* Includes Exposed Thermal Pad (EP); see Table 3-1.

© 2008-2013 Microchip Technology Inc.

Device Block Diagram



Device Features

Device	# of POTs	Wiper Configuration	Control	Memory Type	WiperLock	POR Wiper Setting	Resistance (typical)		# of Steps	V_{DD} Operating Range (2)
							R_{AB} Options (kΩ)	Wiper - R_W (Ω)		
MCP4531	1	Potentiometer(1)	I²C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4532	1	Rheostat	I²C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4541	1	Potentiometer(1)	I²C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4542	1	Rheostat	I²C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4551	1	Potentiometer(1)	I²C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4552	1	Rheostat	I²C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4561	1	Potentiometer(1)	I²C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V
MCP4562	1	Rheostat	I²C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V
MCP4631	2	Potentiometer(1)	I²C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4632	2	Rheostat	I²C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4641	2	Potentiometer(1)	I²C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4642	2	Rheostat	I²C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4651	2	Potentiometer(1)	I²C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4652	2	Rheostat	I²C	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4661	2	Potentiometer(1)	I²C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V
MCP4662	2	Rheostat	I²C	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V

Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).

2: Analog characteristics only tested from 2.7V to 5.5V unless otherwise noted.

© 2008-2013 Microchip Technology Inc.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Voltage on V_{DD} with respect to V_{SS} ..... -0.6V to +7.0V
Voltage on HVC/A0, A1, A2, SCL, and SDA with respect to V_{SS} ..... -0.6V to 12.5V
Voltage on all other pins (PxA, PxW, and PxB) with respect to V_{SS} ..... -0.3V to V_{DD} + 0.3V
Input clamp current, I_{IK} ($V_I < 0$, $V_I > V_{DD}$, $V_I > V_{PP}$ ON HV pins) ..... ±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$) ..... ±20 mA
Maximum output current sunk by any Output pin ..... 25 mA
Maximum output current sourced by any Output pin ..... 25 mA
Maximum current out of V_{SS} pin ..... 100 mA
Maximum current into V_{DD} pin ..... 100 mA
Maximum current into PxA, PxW & PxB pins ..... ±2.5 mA
Storage temperature ..... -65°C to +150°C
Ambient temperature with power applied ..... -40°C to +125°C
Package power dissipation (T_A = +50°C, T_J = +150°C)
- MSSOP-8 ..... 473 mW
- MSSOP-8 ..... 473 mW
- MSSOP-10 ..... 495 mW
- DFN-8 (3x3) 1.76W
- DFN-10 (3x3) 1.87W
- TSSOP-14 ..... 1.00W
- QFN-16 (4x4) 2.18W

Soldering temperature of leads (10 seconds) ..... +300°C
ESD protection on all pins ..... ≥ 4 kV (HBM)
..... ≥ 300V (MM)
Maximum Junction Temperature (T_J) ..... +150°C

† Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

AC/DC CHARACTERISTICS

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ T_A ≤ +125°C (extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.					
Parameters	**Sym**	**Min**	**Typ**	**Max**	**Units**	**Conditions**	
Supply Voltage	V_{DD}	2.7	—	5.5	V		
		1.8	—	2.7	V	Serial Interface only.	
HVC pin Voltage Range	V_{HV}	V_{SS}	—	12.5V	V	V_{DD} ≥ 4.5V	The HVC pin will be at one of three input levels (V_{IL}, V_{IH} or V_{IHH}). (**Note 6**)
		V_{SS}	—	V_{DD} + 8.0V	V	V_{DD} < 4.5V	
V_{DD} Start Voltage to ensure Wiper Reset	V_{BOR}	—	—	1.65	V	RAM retention voltage (V_{RAM}) < V_{BOR}	
V_{DD} Rise Rate to ensure Power-on Reset	V_{DDRR}	(**Note 9**)			V/ms		
Delay after device exits the reset state (V_{DD} > V_{BOR})	T_{BORD}	—	10	20	µs		
Supply Current (**Note 10**)	I_{DD}	—	—	600	µA	Serial Interface Active, HVC/A0 = V_{IH} (or V_{IL}) (**Note 11**) Write all 0's to Volatile Wiper 0 V_{DD} = 5.5V, F_{SCL} = 3.4 MHz	
		—	—	250	µA	Serial Interface Active, HVC/A0 = V_{IH} (or V_{IL}) (**Note 11**) Write all 0's to Volatile Wiper 0 V_{DD} = 5.5V, F_{SCL} = 100 kHz	
		—	2.5	5	µA	Serial Interface Inactive, (Stop condition, SCL = SDA = V_{IH}), Wiper = 0 V_{DD} = 5.5V, HVC/A0 = V_{IH}	

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with V_A = V_{DD} and V_B = V_{SS}.

3: **MCP4XX1** only.

4: **MCP4XX2** only, includes V_{WZSE} and V_{WFSE}.

5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

6: This specification by design.

7: Non-linearity is affected by wiper resistance (R_W), which changes significantly overvoltage and temperature.

8: The **MCP4XX1** is externally connected to match the configurations of the **MCP45X2** and **MCP46X2**, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network.

11: When HVC/A0 = V_{IHH}, the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

© 2008-2013 Microchip Technology Inc.

AC/DC CHARACTERISTICS (CONTINUED)

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ T_A ≤ +125°C (extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.					
Parameters	**Sym**	**Min**	**Typ**	**Max**	**Units**	**Conditions**	
Resistance (± 20%)	R_{AB}	4.0	5	6.0	kΩ	-502 devices **(Note 1)**	
		8.0	10	12.0	kΩ	-103 devices **(Note 1)**	
		40.0	50	60.0	kΩ	-503 devices **(Note 1)**	
		80.0	100	120.0	kΩ	-104 devices **(Note 1)**	
Resolution	N	257			Taps	8-bit	No Missing Codes
		129			Taps	7-bit	No Missing Codes
Step Resistance	R_S	—	R_{AB}/(256)	—	Ω	8-bit	**Note 6**
		—	R_{AB}/(128)	—	Ω	7-bit	**Note 6**
Nominal Resistance Match	$\lvert R_{AB0}-R_{AB1}\rvert /R_{AB}$	—	0.2	1.25	%	**MCP46X1** devices only	
	$\lvert R_{BW0}-R_{BW1}\rvert /R_{BW}$	—	0.25	1.5	%	**MCP46X2** devices only, Code = Full-Scale	
Wiper Resistance (**Note 3**, **Note 4**)	R_W	—	75	160	Ω	V_{DD} = 5.5 V, I_W = 2.0 mA, code = 00h	
		—	75	300	Ω	V_{DD} = 2.7 V, I_W = 2.0 mA, code = 00h	
Nominal Resistance Tempco	$\Delta R_{AB}/\Delta T$	—	50	—	ppm/°C	T_A = -20°C to +70°C	
		—	100	—	ppm/°C	T_A = -40°C to +85°C	
		—	150	—	ppm/°C	T_A = -40°C to +125°C	
Ratiometeric Tempco	$\Delta V_{WB}/\Delta T$	—	15	—	ppm/°C	Code = Midscale (80h or 40h)	
Resistor Terminal Input Voltage Range (Terminals A, B and W)	V_A, V_W, V_B	Vss	—	V_{DD}	V	**Note 5**, **Note 6**	

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with V_A = V_{DD} and V_B = V_{SS}.

3: **MCP4XX1** only.

4: **MCP4XX2** only, includes V_{WZSE} and V_{WFSE}.

5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

6: This specification by design.

7: Non-linearity is affected by wiper resistance (R_W), which changes significantly overvoltage and temperature.

8: The **MCP4XX1** is externally connected to match the configurations of the **MCP45X2** and **MCP46X2**, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network.

11: When HVC/A0 = V_{IHH}, the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

© 2008-2013 Microchip Technology Inc.

AC/DC CHARACTERISTICS (CONTINUED)

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ T_A ≤ +125°C (extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.					
Parameters	**Sym**	**Min**	**Typ**	**Max**	**Units**	**Conditions**	
Maximum current through Terminal (A, W or B) **Note 6**	I_T	—	—	2.5	mA	Terminal A	I_{AW}, W = Full-Scale (FS)
		—	—	2.5	mA	Terminal B	I_{BW}, W = Zero Scale (ZS)
		—	—	2.5	mA	Terminal W	I_{AW} or I_{BW}, W = FS or ZS
		—	—	1.38	mA	Terminal A and Terminal B	I_{AB}, V_B = 0V, V_A = 5.5V, $R_{AB(MIN)}$ = 4000
		—	—	0.688	mA		I_{AB}, V_B = 0V, V_A = 5.5V, $R_{AB(MIN)}$ = 8000
		—	—	0.138	mA		I_{AB}, V_B = 0V, V_A = 5.5V, $R_{AB(MIN)}$ = 40000
		—	—	0.069	mA		I_{AB}, V_B = 0V, V_A = 5.5V, $R_{AB(MIN)}$ = 80000
Leakage current into A, W or B	I_{WL}	—	100	—	nA	**MCP4XX1** PxA = PxW = PxB = V_{SS}	
		—	100	—	nA	**MCP4XX2** PxB = PxW = V_{SS}	
		—	100	—	nA	Terminals Disconnected (R1HW = R0HW = 0)	

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with V_A = V_{DD} and V_B = V_{SS}.

3: **MCP4XX1** only.

4: **MCP4XX2** only, includes V_{WZSE} and V_{WFSE}.

5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

6: This specification by design.

7: Non-linearity is affected by wiper resistance (R_W), which changes significantly overvoltage and temperature.

8: The **MCP4XX1** is externally connected to match the configurations of the **MCP45X2** and **MCP46X2**, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network.

11: When HVC/A0 = V_{IHH}, the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

© 2008-2013 Microchip Technology Inc.

AC/DC CHARACTERISTICS (CONTINUED)

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ T_A ≤ +125°C (extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.						
Parameters	**Sym**	**Min**	**Typ**	**Max**	**Units**	**Conditions**		
Full-Scale Error (**MCP4XX1** only) (8-bit code = 100h, 7-bit code = 80h)	V_{WFSE}	-6.0	-0.1	—	LSb	5 kΩ	8-bit	3.0V ≤ V_{DD} ≤ 5.5V
		-4.0	-0.1	—	LSb		7-bit	3.0V ≤ V_{DD} ≤ 5.5V
		-3.5	-0.1	—	LSb	10 kΩ	8-bit	3.0V ≤ V_{DD} ≤ 5.5V
		-2.0	-0.1	—	LSb		7-bit	3.0V ≤ V_{DD} ≤ 5.5V
		-0.8	-0.1	—	LSb	50 kΩ	8-bit	3.0V ≤ V_{DD} ≤ 5.5V
		-0.5	-0.1	—	LSb		7-bit	3.0V ≤ V_{DD} ≤ 5.5V
		-0.5	-0.1	—	LSb	100 kΩ	8-bit	3.0V ≤ V_{DD} ≤ 5.5V
		-0.5	-0.1	—	LSb		7-bit	3.0V ≤ V_{DD} ≤ 5.5V
Zero-Scale Error (**MCP4XX1** only) (8-bit code = 00h, 7-bit code = 00h)	V_{WZSE}	—	+0.1	+6.0	LSb	5 kΩ	8-bit	3.0V ≤ V_{DD} ≤ 5.5V
		—	+0.1	+3.0	LSb		7-bit	3.0V ≤ V_{DD} ≤ 5.5V
		—	+0.1	+3.5	LSb	10 kΩ	8-bit	3.0V ≤ V_{DD} ≤ 5.5V
		—	+0.1	+2.0	LSb		7-bit	3.0V ≤ V_{DD} ≤ 5.5V
		—	+0.1	+0.8	LSb	50 kΩ	8-bit	3.0V ≤ V_{DD} ≤ 5.5V
		—	+0.1	+0.5	LSb		7-bit	3.0V ≤ V_{DD} ≤ 5.5V
		—	+0.1	+0.5	LSb	100 kΩ	8-bit	3.0V ≤ V_{DD} ≤ 5.5V
		—	+0.1	+0.5	LSb		7-bit	3.0V ≤ V_{DD} ≤ 5.5V
Potentiometer Integral Non-linearity	INL	-1	±0.5	+1	LSb	8-bit	3.0V ≤ V_{DD} ≤ 5.5V **MCP4XX1** devices only (**Note 2**)	
		-0.5	±0.25	+0.5	LSb	7-bit		
Potentiometer Differential Non-linearity	DNL	-0.5	±0.25	+0.5	LSb	8-bit	3.0V ≤ V_{DD} ≤ 5.5V **MCP4XX1** devices only (**Note 2**)	
		-0.25	±0.125	+0.25	LSb	7-bit		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with V_A = V_{DD} and V_B = V_{SS}.

3: **MCP4XX1** only.

4: **MCP4XX2** only, includes V_{WZSE} and V_{WFSE}.

5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

6: This specification by design.

7: Non-linearity is affected by wiper resistance (R_W), which changes significantly overvoltage and temperature.

8: The **MCP4XX1** is externally connected to match the configurations of the **MCP45X2** and **MCP46X2**, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network.

11: When HVC/A0 = V_{IHH}, the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

AC/DC CHARACTERISTICS (CONTINUED)

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ T_A ≤ +125°C (extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.						
Parameters	**Sym**	**Min**	**Typ**	**Max**	**Units**	**Conditions**		
Bandwidth -3 dB (See Figure 2-65, load = 30 pF)	BW	—	2	—	MHz	5 kΩ	8-bit	Code = 80h
		—	2	—	MHz		7-bit	Code = 40h
		—	1	—	MHz	10 kΩ	8-bit	Code = 80h
		—	1	—	MHz		7-bit	Code = 40h
		—	200	—	kHz	50 kΩ	8-bit	Code = 80h
		—	200	—	kHz		7-bit	Code = 40h
		—	100	—	kHz	100 kΩ	8-bit	Code = 80h
		—	100	—	kHz		7-bit	Code = 40h

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.

3: **MCP4XX1** only.

4: **MCP4XX2** only, includes V_{WZSE} and V_{WFSE}.

5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

6: This specification by design.

7: Non-linearity is affected by wiper resistance (R_W), which changes significantly overvoltage and temperature.

8: The **MCP4XX1** is externally connected to match the configurations of the **MCP45X2** and **MCP46X2**, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network.

11: When HVC/A0 = V_{IHH}, the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

© 2008-2013 Microchip Technology Inc.

AC/DC CHARACTERISTICS (CONTINUED)

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ T_A ≤ +125°C (extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.						
Parameters	**Sym**	**Min**	**Typ**	**Max**	**Units**	**Conditions**		
Rheostat Integral Non-linearity **MCP45X1** (**Note 4**, **Note 8**) **MCP4XX2** devices only (**Note 4**)	R-INL	-1.5	±0.5	+1.5	LSb	5 kΩ	8-bit	5.5V, I_W = 900 µA
		-8.25	+4.5	+8.25	LSb			3.0V, I_W = 480 µA (**Note 7**)
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, I_W = 900 µA
		-6.0	+4.5	+6.0	LSb			3.0V, I_W = 480 µA (**Note 7**)
		-1.5	±0.5	+1.5	LSb	10 kΩ	8-bit	5.5V, I_W = 450 µA
		-5.5	+2.5	+5.5	LSb			3.0V, I_W = 240 µA (**Note 7**)
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, I_W = 450 µA
		-4.0	+2.5	+4.0	LSb			3.0V, I_W = 240 µA (**Note 7**)
		-1.5	±0.5	+1.5	LSb	50 kΩ	8-bit	5.5V, I_W = 90 µA
		-2.0	+1	+2.0	LSb			3.0V, I_W = 48 µA (**Note 7**)
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, I_W = 90 µA
		-1.5	+1	+1.5	LSb			3.0V, I_W = 48 µA (**Note 7**)
		-1.0	±0.5	+1.0	LSb	100 kΩ	8-bit	5.5V, I_W = 45 µA
		-1.5	+0.25	+1.5	LSb			3.0V, I_W = 24 µA (**Note 7**)
		-0.8	±0.5	+0.8	LSb		7-bit	5.5V, I_W = 45 µA
		-1.125	+0.25	+1.125	LSb			3.0V, I_W = 24 µA (**Note 7**)

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with $V_A = V_{DD}$ and $V_B = V_{SS}$.

3: **MCP4XX1** only.

4: **MCP4XX2** only, includes V_{WZSE} and V_{WFSE}.

5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

6: This specification by design.

7: Non-linearity is affected by wiper resistance (R_W), which changes significantly overvoltage and temperature.

8: The **MCP4XX1** is externally connected to match the configurations of the **MCP45X2** and **MCP46X2**, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network.

11: When HVC/A0 = V_{IHH}, the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

© 2008-2013 Microchip Technology Inc.

AC/DC CHARACTERISTICS (CONTINUED)

DC Characteristics		**Standard Operating Conditions (unless otherwise specified)** Operating Temperature –40°C ≤ T_A ≤ +125°C (extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.						
Parameters	**Sym**	**Min**	**Typ**	**Max**	**Units**	**Conditions**		
Rheostat Differential Non-linearity **MCP45X1** (**Note 4**, **Note 8**) **MCP4XX2** devices only (**Note 4**)	R-DNL	-0.5	±0.25	+0.5	LSb	5 kΩ	8-bit	5.5V, I_W = 900 µA
		-1.0	+0.5	+1.0	LSb			3.0V, I_W = 480 µA (**Note 7**)
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I_W = 900 µA
		-0.75	+0.5	+0.75	LSb			3.0V, I_W = 480 µA (**Note 7**)
		-0.5	±0.25	+0.5	LSb	10 kΩ	8-bit	5.5V, I_W = 450 µA
		-1.0	+0.25	+1.0	LSb			3.0V, I_W = 240 µA (**Note 7**)
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I_W = 450 µA
		-0.75	+0.5	+0.75	LSb			3.0V, I_W = 240 µA (**Note 7**)
		-0.5	±0.25	+0.5	LSb	50 kΩ	8-bit	5.5V, I_W = 90 µA
		-0.5	±0.25	+0.5	LSb			3.0V, I_W = 48 µA (**Note 7**)
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I_W = 90 µA
		-0.375	±0.25	+0.375	LSb			3.0V, I_W = 48 µA (**Note 7**)
		-0.5	±0.25	+0.5	LSb	100 kΩ	8-bit	5.5V, I_W = 45 µA
		-0.5	±0.25	+0.5	LSb			3.0V, I_W = 24 µA (**Note 7**)
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I_W = 45 µA
		-0.375	±0.25	+0.375	LSb			3.0V, I_W = 24 µA (**Note 7**)
Capacitance (P_A)	C_{AW}	—	75	—	pF	f =1 MHz, Code = Full-Scale		
Capacitance (P_w)	C_W	—	120	—	pF	f =1 MHz, Code = Full-Scale		
Capacitance (P_B)	C_{BW}	—	75	—	pF	f =1 MHz, Code = Full-Scale		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with V_A = V_{DD} and V_B = V_{SS}.

3: **MCP4XX1** only.

4: **MCP4XX2** only, includes V_{WZSE} and V_{WFSE}.

5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

6: This specification by design.

7: Non-linearity is affected by wiper resistance (R_W), which changes significantly overvoltage and temperature.

8: The **MCP4XX1** is externally connected to match the configurations of the **MCP45X2** and **MCP46X2**, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network.

11: When HVC/A0 = V_{IHH}, the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

© 2008-2013 Microchip Technology Inc.

AC/DC CHARACTERISTICS (CONTINUED)

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ T_A ≤ +125°C (extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.						
Parameters	**Sym**	**Min**	**Typ**	**Max**	**Units**	**Conditions**		
Digital Inputs/Outputs (SDA, SCK, HVC/A0, A1, A2, WP)								
Schmitt Trigger High Input Threshold	V_{IH}	0.45 V_{DD}	—	—	V	All Inputs except SDA and SCL	2.7V ≤ V_{DD} ≤ 5.5V (Allows 2.7V Digital V_{DD} with 5V Analog V_{DD})	
		0.5 V_{DD}	—	—	V		1.8V ≤ V_{DD} ≤ 2.7V	
		0.7 V_{DD}	—	V_{MAX}	V	SDA and SCL	100 kHz	
		0.7 V_{DD}	—	V_{MAX}	V		400 kHz	
		0.7 V_{DD}	—	V_{MAX}	V		1.7 MHz	
		0.7 V_{DD}	—	V_{MAX}	V		3.4 Mhz	
Schmitt Trigger Low Input Threshold	V_{IL}	—	—	0.2V_{DD}	V	All inputs except SDA and SCL		
		-0.5	—	0.3V_{DD}	V	SDA and SCL	100 kHz	
		-0.5	—	0.3V_{DD}	V		400 kHz	
		-0.5	—	0.3V_{DD}	V		1.7 MHz	
		-0.5	—	0.3V_{DD}	V		3.4 Mhz	
Hysteresis of Schmitt Trigger Inputs **(Note 6)**	V_{HYS}	—	0.1V_{DD}	—	V	All inputs except SDA and SCL		
		N.A.	—	—	V	SDA and SCL	100 kHz	V_{DD} < 2.0V
		N.A.	—	—	V			V_{DD} ≥ 2.0V
		0.1 V_{DD}	—	—	V		400 kHz	V_{DD} < 2.0V
		0.05 V_{DD}	—	—	V			V_{DD} ≥ 2.0V
		0.1 V_{DD}	—	—	V		1.7 MHz	
		0.1 V_{DD}	—	—	V		3.4 Mhz	
High Voltage Limit	V_{MAX}	—	—	12.5 (6)	V	Pin can tolerate V_{MAX} or less.		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with V_A = V_{DD} and V_B = V_{SS}.

3: **MCP4XX1** only.

4: **MCP4XX2** only, includes V_{WZSE} and V_{WFSE}.

5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

6: This specification by design.

7: Non-linearity is affected by wiper resistance (R_W), which changes significantly overvoltage and temperature.

8: The **MCP4XX1** is externally connected to match the configurations of the **MCP45X2** and **MCP46X2**, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network.

11: When HVC/A0 = V_{IHH}, the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.

AC/DC CHARACTERISTICS (CONTINUED)

DC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ T_A ≤ +125°C (extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.					
Parameters	**Sym**	**Min**	**Typ**	**Max**	**Units**	**Conditions**	
Output Low Voltage (SDA)	V_{OL}	V_{SS}	—	$0.2V_{DD}$	V	V_{DD} < 2.0V, I_{OL} = 1 mA	
		V_{SS}	—	0.4	V	V_{DD} ≥ 2.0V, I_{OL} = 3 mA	
Weak Pull-up / Pull-down Current	I_{PU}	—	—	1.75	mA	Internal V_{DD} pull-up, V_{IHH} pull-down V_{DD} = 5.5V, V_{IHH} = 12.5V	
		—	170	—	µA	HVC pin, V_{DD} = 5.5V, V_{HVC} = 3V	
HVC Pull-up / Pull-down Resistance	R_{HVC}	—	16	—	kΩ	V_{DD} = 5.5V, V_{HVC} = 3V	
Input Leakage Current	I_{IL}	-1	—	1	µA	V_{IN} = V_{DD} and V_{IN} = V_{SS}	
Pin Capacitance	C_{IN}, C_{OUT}	—	10	—	pF	f_C = 3.4 MHz	
RAM (Wiper) Value							
Value Range	N	0h	—	1FFh	hex	8-bit device	
		0h	—	1FFh	hex	7-bit device	
TCON POR/BOR Value	N_{TCON}	1FFh			hex	All Terminals connected	
Power Requirements							
Power Supply Sensitivity (**MCP45X2** and **MCP46X2** only)	PSS	—	0.0015	0.0035	%/%	8-bit	V_{DD} = 2.7V to 5.5V, V_A = 2.7V, Code = 80h
		—	0.0015	0.0035	%/%	7-bit	V_{DD} = 2.7V to 5.5V, V_A = 2.7V, Code = 40h

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

2: INL and DNL are measured at V_W with V_A = V_{DD} and V_B = V_{SS}.

3: **MCP4XX1** only.

4: **MCP4XX2** only, includes V_{WZSE} and V_{WFSE}.

5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

6: This specification by design.

7: Non-linearity is affected by wiper resistance (R_W), which changes significantly overvoltage and temperature.

8: The **MCP4XX1** is externally connected to match the configurations of the **MCP45X2** and **MCP46X2**, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network.

11: When HVC/A0 = V_{IHH}, the I_{DD} current is less due to current into the HVC/A0 pin. See I_{PU} specification.



FIGURE 1-1: *I^2C Bus Start/Stop Bits Timing Waveforms.*

© 2008-2013 Microchip Technology Inc.

TABLE 1-1: I²C BUS START/STOP BITS REQUIREMENTS

I²C AC Characteristics				Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ TA ≤ +125°C (Extended) Operating Voltage VDD range is described in **AC/DC Characteristics**			
Param. No.	**Symbol**	**Characteristic**		**Min**	**Max**	**Units**	**Conditions**
	F_{SCL}		Standard Mode	0	100	kHz	C_b = 400 pF, 1.8V - 5.5V
			Fast Mode	0	400	kHz	C_b = 400 pF, 2.7V - 5.5V
			High-Speed 1.7	0	1.7	MHz	C_b = 400 pF, 4.5V - 5.5V
			High-Speed 3.4	0	3.4	MHz	C_b = 100 pF, 4.5V - 5.5V
D102	C_b	Bus capacitive loading	100 kHz mode	—	400	pF	
			400 kHz mode	—	400	pF	
			1.7 MHz mode	—	400	pF	
			3.4 MHz mode	—	100	pF	
90	$T_{SU:STA}$	START condition Setup time	100 kHz mode	4700	—	ns	Only relevant for repeated START condition
			400 kHz mode	600	—	ns	
			1.7 MHz mode	160	—	ns	
			3.4 MHz mode	160	—	ns	
91	$T_{HD:STA}$	START condition Hold time	100 kHz mode	4000	—	ns	After this period the first clock pulse is generated
			400 kHz mode	600	—	ns	
			1.7 MHz mode	160	—	ns	
			3.4 MHz mode	160	—	ns	
92	$T_{SU:STO}$	STOP condition Setup time	100 kHz mode	4000	—	ns	
			400 kHz mode	600	—	ns	
			1.7 MHz mode	160	—	ns	
			3.4 MHz mode	160	—	ns	
93	$T_{HD:STO}$	STOP condition Hold time	100 kHz mode	4000	—	ns	
			400 kHz mode	600	—	ns	
			1.7 MHz mode	160	—	ns	
			3.4 MHz mode	160	—	ns	



FIGURE 1-2: *I²C Bus Data Timing.*

TABLE 1-2: I²C BUS DATA REQUIREMENTS (SLAVE MODE)

I²C AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ T_A ≤ +125°C (Extended) Operating Voltage V_{DD} range is described in **AC/DC Characteristics**				
Param. No.	**Symbol**	**Characteristic**		**Min**	**Max**	**Units**	**Conditions**
100	T_{HIGH}	Clock high time	100 kHz mode	4000	—	ns	1.8V-5.5V
			400 kHz mode	600	—	ns	2.7V-5.5V
			1.7 MHz mode	120		ns	4.5V-5.5V
			3.4 MHz mode	60	—	ns	4.5V-5.5V
101	T_{LOW}	Clock low time	100 kHz mode	4700	—	ns	1.8V-5.5V
			400 kHz mode	1300	—	ns	2.7V-5.5V
			1.7 MHz mode	320		ns	4.5V-5.5V
			3.4 MHz mode	160	—	ns	4.5V-5.5V
102A (**Note 5**)	T_{RSCL}	SCL rise time	100 kHz mode	—	1000	ns	Cb is specified to be from 10 to 400 pF (100 pF maximum for 3.4 MHz mode)
			400 kHz mode	20 + 0.1Cb	300	ns	
			1.7 MHz mode	20	80	ns	
			1.7 MHz mode	20	160	ns	After a Repeated Start condition or an Acknowledge bit
			3.4 MHz mode	10	40	ns	
			3.4 MHz mode	10	80	ns	After a Repeated Start condition or an Acknowledge bit
102B (**Note 5**)	T_{RSDA}	SDA rise time	100 kHz mode	—	1000	ns	Cb is specified to be from 10 to 400 pF (100 pF max for 3.4 MHz mode)
			400 kHz mode	20 + 0.1Cb	300	ns	
			1.7 MHz mode	20	160	ns	
			3.4 MHz mode	10	80	ns	
103A (**Note 5**)	T_{FSCL}	SCL fall time	100 kHz mode	—	300	ns	Cb is specified to be from 10 to 400 pF (100 pF max for 3.4 MHz mode)
			400 kHz mode	20 + 0.1Cb	300	ns	
			1.7 MHz mode	20	80	ns	
			3.4 MHz mode	10	40	ns	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement $t_{SU;DAT} \geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.
T_R max.+$t_{SU;DAT}$ = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

3: Use C_b in pF for the calculations.

4: Not tested.

5: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.

6: Ensured by the T_{AA} 3.4 MHz specification test.

© 2008-2013 Microchip Technology Inc.

TABLE 1-2: I²C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

I²C AC Characteristics				Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C ≤ T_A ≤ +125°C (Extended) Operating Voltage V_{DD} range is described in **AC/DC Characteristics**			
Param. No.	**Symbol**	**Characteristic**		**Min**	**Max**	**Units**	**Conditions**
103B (**Note 5**)	T_{FSDA}	SDA fall time	100 kHz mode	—	300	ns	Cb is specified to be from 10 to 400 pF (100 pF max for 3.4 MHz mode)
			400 kHz mode	20 + 0.1Cb (**Note 3**)	300	ns	
			1.7 MHz mode	20	160	ns	
			3.4 MHz mode	10	80	ns	
106	$T_{HD:DAT}$	Data input hold time	100 kHz mode	0	—	ns	1.8V-5.5V, **Note 5**
			400 kHz mode	0	—	ns	2.7V-5.5V, **Note 5**
			1.7 MHz mode	0	—	ns	4.5V-5.5V, **Note 5**
			3.4 MHz mode	0	—	ns	4.5V-5.5V, **Note 5**
107	$T_{SU:DAT}$	Data input setup time	100 kHz mode	250	—	ns	**Note 2**
			400 kHz mode	100	—	ns	
			1.7 MHz mode	10	—	ns	
			3.4 MHz mode	10	—	ns	
109	T_{AA}	Output valid from clock	100 kHz mode	—	3450	ns	**Note 1**
			400 kHz mode	—	900	ns	
			1.7 MHz mode	—	150	ns	Cb = 100 pF, **Note 1**, **Note 6**
				—	310	ns	Cb = 400 pF, **Note 1**, **Note 4**
			3.4 MHz mode	—	150	ns	Cb = 100 pF, **Note 1**
110	T_{BUF}	Bus free time	100 kHz mode	4700	—	ns	Time the bus must be free before a new transmission can start
			400 kHz mode	1300	—	ns	
			1.7 MHz mode	N.A.	—	ns	
			3.4 MHz mode	N.A.	—	ns	
	T_{SP}	Input filter spike suppression (SDA and SCL)	100 kHz mode	—	50	ns	Philips Spec states N.A.
			400 kHz mode	—	50	ns	
			1.7 MHz mode	—	10	ns	Spike suppression
			3.4 MHz mode	—	10	ns	Spike suppression

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement $t_{SU;DAT} \geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.
T_R max.+$t_{SU;DAT}$ = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

3: Use C_b in pF for the calculations.

4: Not tested.

5: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.

6: Ensured by the T_{AA} 3.4 MHz specification test.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +2.7V to +5.5V, V_{SS} = GND.						
Parameters	**Sym**	**Min**	**Typ**	**Max**	**Units**	**Conditions**
Temperature Ranges						
Specified Temperature Range	T_A	-40	—	+125	°C	
Operating Temperature Range	T_A	-40	—	+125	°C	
Storage Temperature Range	T_A	-65	—	+150	°C	
Thermal Package Resistances						
Thermal Resistance, 8L-DFN (3x3)	θ_{JA}	—	56.7	—	°C/W	
Thermal Resistance, 8L-MSOP	θ_{JA}	—	211	—	°C/W	
Thermal Resistance, 8L-SOIC	θ_{JA}	—	149.5	—	°C/W	
Thermal Resistance, 10L-DFN (3x3)	θ_{JA}	—	57	—	°C/W	
Thermal Resistance, 10L-MSOP	θ_{JA}	—	202	—	°C/W	
Thermal Resistance, 14L-MSOP	θ_{JA}	—	N/A	—	°C/W	
Thermal Resistance, 14L-SOIC	θ_{JA}	—	95.3	—	°C/W	
Thermal Resistance, 16L-QFN	θ_{JA}	—	45.7	—	°C/W	

© 2008-2013 Microchip Technology Inc.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.



FIGURE 2-1: *Device Current (I_{DD}) vs. I^2C Frequency (f_{SCL}) and Ambient Temperature (V_{DD} = 2.7V and 5.5V).*



FIGURE 2-2: *Device Current (I_{SHDN}) and V_{DD} ($HVC = V_{DD}$) vs. Ambient Temperature.*



FIGURE 2-3: *Write Current (I_{WRITE}) vs. Ambient Temperature.*



FIGURE 2-4: *HVC Pull-up/Pull-down Resistance (R_{HVC}) and Current (I_{HVC}) vs. HVC Input Voltage (V_{HVC}) (V_{DD} = 5.5V).*



FIGURE 2-5: *HVC High Input Entry/Exit Threshold vs. Ambient Temperature and V_{DD}.*

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.



FIGURE 2-6: *5 kΩ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).*



FIGURE 2-9: *5 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).*



FIGURE 2-7: *5 kΩ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).*



FIGURE 2-10: *5 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).*



Note: Refer to **Appendix B: "Characterization Data Analysis"** for additional information on the characteristics of the wiper resistance (R_W) with respect to device voltage and wiper setting value.

FIGURE 2-8: *5 kΩ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V).*



Note: Refer to **Appendix B: "Characterization Data Analysis"** for additional information on the characteristics of the wiper resistance (R_W) with respect to device voltage and wiper setting value.

FIGURE 2-11: *5 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V).*

© 2008-2013 Microchip Technology Inc.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.



FIGURE 2-12: *5 kΩ – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD}.*



FIGURE 2-13: *5 kΩ – R_{WB} (Ω) vs. Wiper Setting and Ambient Temperature.*

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.



FIGURE 2-14: *5 kΩ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V) (1 µs/Div).*



FIGURE 2-17: *5 kΩ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 5.5V) (1 µs/Div).*



FIGURE 2-15: *5 kΩ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V) (1 µs/Div).*



FIGURE 2-18: *5 kΩ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V) (1 µs/Div).*



FIGURE 2-16: *5 kΩ – Power-Up Wiper Response Time (20 ms/Div).*

© 2008-2013 Microchip Technology Inc.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.



FIGURE 2-19: *10 kΩ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).*



FIGURE 2-22: *10 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).*



FIGURE 2-20: *10 kΩ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).*



FIGURE 2-23: *10 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).*



Note: Refer to **Appendix B: "Characterization Data Analysis"** for additional information on the characteristics of the wiper resistance (R_W) with respect to device voltage and wiper setting value.

FIGURE 2-21: *10 kΩ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V).*



Note: Refer to **Appendix B: "Characterization Data Analysis"** for additional information on the characteristics of the wiper resistance (R_W) with respect to device voltage and wiper setting value.

FIGURE 2-24: *10 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V).*

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.



FIGURE 2-25: *10 kΩ – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD}.*



FIGURE 2-26: *10 kΩ – R_{WB} (Ω) vs. Wiper Setting and Ambient Temperature.*

© 2008-2013 Microchip Technology Inc.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.



FIGURE 2-27: *10 kΩ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 5.5V) (1 µs/Div).*



FIGURE 2-30: *10 kΩ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 5.5V) (1 µs/Div).*



FIGURE 2-28: *10 kΩ – Low-Voltage Decrement Wiper Settling Time (V_{DD} = 2.7V) (1 µs/Div).*



FIGURE 2-31: *10 kΩ – Low-Voltage Increment Wiper Settling Time (V_{DD} = 2.7V) (1 µs/Div).*



FIGURE 2-29: *10 kΩ – Power-Up Wiper Response Time (1 µs/Div).*

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.



FIGURE 2-32: *50 kΩ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).*



FIGURE 2-33: *50 kΩ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).*



Note: Refer to **Appendix B: "Characterization Data Analysis"** for additional information on the characteristics of the wiper resistance (R_W) with respect to device voltage and wiper setting value.

FIGURE 2-34: *50 kΩ Pot Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V).*



FIGURE 2-35: *50 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 5.5V).*



FIGURE 2-36: *50 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 3.0V).*



Note: Refer to **Appendix B: "Characterization Data Analysis"** for additional information on the characteristics of the wiper resistance (R_W) with respect to device voltage and wiper setting value.

FIGURE 2-37: *50 kΩ Rheo Mode – R_W (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V_{DD} = 1.8V).*

© 2008-2013 Microchip Technology Inc.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V.



FIGURE 2-38: *50 kΩ – Nominal Resistance (Ω) vs. Ambient Temperature and V_{DD}.*



FIGURE 2-39: *50 kΩ – R_{WB} (Ω) vs. Wiper Setting and Ambient Temperature.*