

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










8- /10- /12-Bit Single/Dual Voltage Output Volatile Digital-to-Analog Converters with $I^2C^{\rm TM}$ Interface

Features

- · Operating Voltage Range:
 - 2.7V to 5.5V Full Specifications
- 1.8V to 2.7V Reduced Device Specifications
- · Output Voltage Resolutions:
 - 8-bit: MCP47FVB0X (256 Steps)
 - 10-bit: MCP47FVB1X (1024 Steps)
 - 12-bit: MCP47FVB2X (4096 Steps)
- · Rail-to-Rail Output
- Fast Settling Time of 6 µs (typical)
- · DAC Voltage Reference Source Options:
 - Device V_{DD}
 - External V_{REF} pin (buffered or unbuffered)
 - Internal Band Gap (1.22V typical)
- · Output Gain Options:
 - (1x) Unity
 - 2x (when not using internal V_{DD} as voltage source)
- · Power-on/Brown-out Reset Protection
- · Power-Down Modes:
 - Disconnects output buffer (High Impedance)
 - Selection of V_{OUT} pull-down resistors (100 k Ω or 1 k Ω)
- Low Power Consumption:
 - Normal operation: <180 μA (Single), 380 μA (Dual)
 - Power-down operation: 650 nA typical
- I²C[™] Interface:
 - Slave address options: four predefined addresses
 - Standard (100 kbps), Fast (400 kbps), and High-Speed (up to 3.4 Mbps) modes
 - High Voltage Command Support (MCP47FEBXX compatibility)
- Package Types: 8-lead TSSOP
- Extended Temperature Range: -40°C to +125°C

Package Types



General Description

The MCP47FVBXX are Single- and Dual-channel 8-bit, 10-bit, and 12-bit buffered voltage output Digital-to-Analog Converters (DAC) with volatile memory and an I^2 C serial interface.


The V_{REF} pin, the device V_{DD} or the internal band gap voltage can be selected as the DAC's reference voltage. When V_{DD} is selected, V_{DD} is connected internally to the DAC reference circuit. When the V_{REF} pin is used, the user can select the output buffer's gain to be 1 or 2. When the gain is 2, the V_{REF} pin voltage should be limited to a maximum of $V_{DD}/2$.

These devices have a two-wire I²C-compatible serial interface for Standard (100 kHz), Fast (400 kHz) or High-Speed (1.7 MHz and 3.4 MHz) modes.

Applications


- · Set Point or Offset Trimming
- · Sensor Calibration
- Low-Power Portable Instrumentation
- · PC Peripherals
- · Data Acquisition Systems
- Motor Control

MCP47FVBX1 Device Block Diagram (Single-Channel Output)



Note 1: If Internal Band Gap is selected, this buffer has a 2x gain. If the G bit = '1', this is a total gain of 4.

MCP47FVBX2 Device Block Diagram (Dual-Channel Output)



Note 1: If Internal Band Gap is selected, this buffer has a 2x gain. If the G bit = '1', this is a total gain of 4.

Family Device Features

Device	# of Channels	Resolution (bits)	Control Interface	DAC Output POR/BOR Setting (1)	# of VREF Inputs	Internal band gap ?	# of LAT Inputs	Memory	Specified Operating Range (V _{DD}) ⁽²⁾
MCP47FVB01	1	8	I ² C™	7Fh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FVB11	1	10	I ² C	1FFh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FVB21	1	12	I ² C	7FFh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FVB02	2	8	I ² C	7Fh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FVB12	2	10	I ² C	1FFh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FVB22	2	12	I ² C	7FFh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FEB01	1	8	I ² C™	7Fh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB11	1	10	I ² C	1FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB21	1	12	I ² C	7FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB02	2	8	I ² C	7Fh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB12	2	10	I ² C	1FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB22	2	12	I ² C	7FFh	1	Yes	1	EEPROM	1.8V to 5.5V

Note 1: The Factory Default value.

2: Analog performance specified from 2.7V to 5.5V.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

Voltage on V_{DD} with respect to V_{SS}	-0.6V to +6.5V	
Voltage on all pins with respect to V	'ss ·····	0.6V to V _{DD} +0.3V
Input clamp current, I_{IK} ($V_I < 0, V_I >$	V_{DD} , $V_{I} > V_{PP}$ on HV pins)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ c	±20 mA	
Maximum current out of V _{SS} pin		50 mA
Maximum current into V_{DD} pin		50 mA
Maximum current sourced by the V	_{OUT} pin	20 mA
Maximum current sunk by the V_{OUT}	- pin	20 mA
Maximum current sunk by the V_{REF}	pin	125 μΑ
Maximum input current source/sunk	by SDA, SCL pins	2 mA
Maximum output current sunk by SI	DA Output pin	25 mA
Total power dissipation (1)		400 mW
Package power dissipation (T _A = +5 TSSOP-8	50°C, T _J = +150°C)	700 mW ≥ ±4 kV (HBM)
		≥ ±400V (MM)
		≥ ±2 kV (CDM)
		±100 mA
	65°C to +150°C	
	55°C to +125°C	
Soldering temperature of leads (10	+300°C	
Maximum Junction Temperature (T	+150°C	

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Power dissipation is calculated as follows:

$$P_{DIS} = V_{DD} x \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) x I_{OH}\} + \sum (V_{OL} x I_{OL})$$

DC CHARACTERISTICS

			•			nless otherwise specified) ≤ T _A ≤ +125°C (Extended)			
DC Characteristics		All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V}, V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V}, \\ \text{Gx = '0'}, R_{L} = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_{L} = 100 \text{ pF.} \\ \text{Typical specifications represent values for } V_{DD} = 5.5 \text{V}, T_{A} = +25 ^{\circ}\text{C}.$							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Supply Voltage	V_{DD}	2.7	_	5.5	V				
		1.8		2.7	>	DAC operation (reduced analog specifications) and Serial Interface			
V _{DD} Voltage (rising) to ensure device Power-on Reset	V _{POR/BOR}	_	_	1.7	٧	RAM retention voltage (V_{RAM}) < V_{POR} V_{DD} voltages greater than $V_{POR/BOR}$ limit ensure that device is out of reset.			
V _{DD} Rise Rate to ensure Power-on Reset	V_{DDRR}		(Note	3)	V/ms				
High-Voltage Commands Voltage Range (HVC pin)	V _{HV}	V_{SS}	_	12.5	>	The HVC pin will be at one of three input levels (V_{IL} , V_{IH} or V_{IHH}) (1)			
High-Voltage Input Entry Voltage	V _{IHHEN}	9.0	_	_	>	Threshold for Entry into WiperLock™ Technology			
High-Voltage Input Exit Voltage	V _{IHHEX}	_	_	V _{DD} + 0.8V	٧	(Note 1)			
Power-on Reset to Out- put-Driven Delay	T _{PORD}	_	25	50	μs	V_{DD} rising, $V_{DD} > V_{POR}$			

Note 1 This parameter is ensured by design.

Note 3 POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay.

		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended)									
$\begin{tabular}{llll} \textbf{DC Characteristics} & All parameters apply across the specified operating ranges unless noted. \\ V_{DD} = +2.7V \ to 5.5V, V_{REF} = +2.048V \ to V_{DD}, V_{SS} = 0V, \\ Gx = '0', R_L = 5 \ k\Omega \ from \ V_{OUT} \ to \ GND, C_L = 100 \ pF. \\ Typical specifications represent values for V_{DD} = 5.5V, T_A = +25^{\circ}C. \\ \end{tabular}$											
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions				
Supply Current	I _{DD}	_	_	500 700	μΑ	Single Dual	Serial Interface Active (Not High-Voltage Command), VRxB:VRxA = '01' (6), V _{OUT} is unloaded, V _{DD} = 5.5V volatile DAC register = 000h I ² C™: F _{SCL} = 3.4 MHz				
		_	_	400	μA	Single	Serial Interface Active (2)				
		_	ı	550	μА	Dual	(Not High-Voltage Command), VRxB:VRxA = '10' (4), V _{OUT} is unloaded, V _{REF} = V _{DD} = 5.5V volatile DAC register = 000h I ² C: F _{SCL} = 3.4 MHz				
		_	_	180	μA	Single	Serial Interface Inactive (2)				
		_	_	380	μA	Dual	(Not High-Voltage Command), VRxB:VRxA = '00', SCL = SDA = V _{SS} , V _{OUT} is unloaded, volatile DAC register = 000h				
		_	_	180	μA	Single	Serial Interface Inactive (2)				
		_	_	380	μA	Dual	(Not High-Voltage Command), VRxB:VRxA = '11', V _{REF} = V _{DD} , SCL = SDA = V _{SS} , V _{OUT} is unloaded, volatile DAC register = 000h				
		_	145	180	μA	Single	HVC = 12.5V (High-Voltage				
		_	260	400	μA	Dual	Command), Serial Interface Inactive $V_{REF} = V_{DD} = 5.5V$, LAT/HVC = V_{IHH} , DAC registers = 000h, V_{OUT} pins are unloaded.				
Power-Down Current	I _{DDP}	_	0.65	3.8	μA	PDxB:PDxA = '01' (5), V _{OUT} not connected					

- **Note 2** This parameter is ensured by characterization.
- Note 4 Supply current is independent of current through the resistor ladder in mode VRxB:VRxA = '10'.
- Note 5 The PDxB:PDxA = '01', '10', and '11' configurations should have the same current.
- Note 6 By design, this is worst-case Current mode.

DC Characteristics	Operation All para V _{DD} = - Gx = '0	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \leq T_A \leq +125^{\circ}C$ (Extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = '0', R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.								
Parameters	Sym.	Min. Typ. Max.			Units		Conditions			
Resistor Ladder Resistance	R_{L}	100	140	180	kΩ	1.8V ≤ V _{REF} ≥	$V_{DD} \le 5.5V$, $1.0V^{(7)}$			
Resolution	N		256		Taps	8-bit	No Missing Codes			
(# of Resistors			1024		Taps	10-bit	No Missing Codes			
and # of Taps) (see C.1 "Resolution")		4096			Taps	12-bit	No Missing Codes			
Nominal V _{OUT}	V _{OUT} - V _{OUTMEAN}	_	0.5	1.0	%	2.7V ≤	V _{DD} ≤ 5.5V ⁽²⁾			
Match (12)	$N_{OUTMEAN}$	_	_	1.2	%	1.8V ⁽²⁾				
V _{OUT} Tempco (see C.19 "V _{OUT} Temperature Coefficient")	ΔV _{OUT} /ΔΤ	_	15	_	ppm/°C	Code = Mid-scale (7Fh, 1FFh or 7FFh)				
V _{REF} Pin Input Voltage Range	V_{REF}	V _{SS}	_	V_{DD}	V	1.8V ≤	$V_{DD} \le 5.5V^{(1)}$			

Note 1 This parameter is ensured by design.

Note 2 This parameter is ensured by characterization.

Note 7 Resistance is defined as the resistance between the V_{REF} pin (mode VRxB:VRxA = '10') to V_{SS} pin. For dual-channel devices (MCP47FVBX2), this is the effective resistance of the each resistor ladder. The resistance measurement is of the two resistor ladders measured in parallel.

Note 12 Variation of one output voltage to mean output voltage.

		Standard Operating					vise specified) °C (Extended)				
DC Characteristic	es	$V_{DD} = +2.$ Gx = '0', F	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V, } V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V,} \\ \text{Gx = '0', } R_{L} = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_{L} = 100 \text{ pF.} \\ \text{Typical specifications represent values for } V_{DD} = 5.5 \text{V, } T_{A} = +25 ^{\circ}\text{C.}$								
Parameters	Sym.	n. Min. Typ. Max.					Conditions				
Zero-Scale Error (see C.5	E _{ZS}	_	_	0.75	LSb	8-bit	VRxB:VRxA = '11', Gx = '0', V _{REF} = V _{DD} , No Load				
"Zero-Scale Error (EZS)")		Perfor	mance C	"Typical urves" ⁽²⁾	LSb		VRxB:VRxA = '00', Gx = '0', V _{DD} = 5.5V, No Load				
(Code = 000h)		Perfor	mance C	"Typical urves" ⁽²⁾	LSb		V _{DD} = 1.8V, V _{REF} = 1.0V VRxB:VRxA = '10', Gx = '0'. No Load				
		Perfor	mance C	"Typical urves" ⁽²⁾	LSb LSb		V _{DD} = 1.8V, V _{REF} = 1.0V VRxB:VRxA = '11', Gx = '0'. No Load				
				ction 2.0 "Typical nance Curves" ⁽²⁾			VRxB:VRxA = '01', Gx = '0', No Load				
		_	_	3	LSb	10-bit	VRxB:VRxA = '11', Gx = '0', V _{REF} = V _{DD} , No Load				
				ction 2.0 "Typical nance Curves" (2)			VRxB:VRxA = '00', Gx = '0', V _{DD} = 5.5V, No Load				
		See Se Perfor	ection 2.0 mance C	"Typical urves" ⁽²⁾	LSb		V _{DD} = 1.8V, V _{REF} = 1.0V VRxB:VRxA = '10', Gx = '0'. No Load				
		See Se Perfor	ection 2.0 mance C	"Typical urves" ⁽²⁾	LSb		V _{DD} = 1.8V, V _{REF} = 1.0V VRxB:VRxA = '11', Gx = '0'. No Load				
				"Typical urves" ⁽²⁾	LSb		VRxB:VRxA = '01', Gx = '0', No Load				
		_	_	12	LSb	12-bit	VRxB:VRxA = '11', Gx = '0', V _{REF} = V _{DD} , No Load				
		See Se Perfor	ection 2.0 mance C	"Typical urves" ⁽²⁾	LSb		VRxB:VRxA = '00', Gx = '0', V _{DD} = 5.5V, No Load				
		Perfor	mance C	"Typical urves" ⁽²⁾	LSb		V _{DD} = 1.8V, V _{REF} = 1.0V VRxB:VRxA = '10', Gx = '0'. No Load				
		Perfor	mance C	"Typical urves" ⁽²⁾	LSb		V _{DD} = 1.8V, V _{REF} = 1.0V VRxB:VRxA = '11', Gx = '0'. No Load				
		See Se Perfor	ection 2.0 mance C	"Typical urves" ⁽²⁾	LSb		VRxB:VRxA = '01', Gx = '0', No Load				
Offset Error (see C.7 "Offset Error (EOS)")	E _{OS}	-15	±1.5	+15	mV	VRxB:V	/RxA = '00', Gx = '0', No Load				
Offset Voltage Temperature Coefficient	V _{OSTC}	_	±10	_	μV/°C						

Note 2 This parameter is ensured by characterization.

			rd Operating Co	•			se specified) (Extended)				
DC Characterist	ics	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V, } V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V,} \\ \text{Gx = '0', } R_{L} = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_{L} = 100 \text{ pF.} \\ \text{Typical specifications represent values for } V_{DD} = 5.5 \text{V, } T_{A} = +25 ^{\circ}\text{C.}$									
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions				
Full-Scale Error (see C.4	E _{FS}	_	_	4.5	LSb	8-bit	Code = FFh, VRxB:VRxA = '11', Gx = '0', V _{REF} = 2.048V, No Load				
"Full-Scale Error (EFS)")			e Section 2.0 "T		LSb		Code = FFh, VRxB:VRxA = '10', Gx = '0', V _{REF} = 2.048V, No Load				
		See Section 2.0 "Typical LSb Code = FFh, VRxB:VRxA = Gx = '0', V _{RFF} = 2.048V, No									
			e Section 2.0 "T rformance Curv	LSb		Code = FFh, VRxB:VRxA = '00', No Load					
		_	_	18	Code = 3FFh, VRxB:VRxA = '11', Gx = '0', V _{REF} = 2.048V, No Load						
			e Section 2.0 "T rformance Curv		LSb		Code = 3FFh, VRxB:VRxA = '10', Gx = '0', V _{REF} = 2.048V, No Load				
			e Section 2.0 "T rformance Curv		LSb		Code = 3FFh, VRxB:VRxA = '01', Gx = '0', V _{REF} = 2.048V, No Load				
			e Section 2.0 "Tr rformance Curv		LSb		Code = 3FFh, VRxB:VRxA = '00', No Load				
		1	1	70	LSb	12-bit	Code = FFFh, VRxB:VRxA = '11', Gx = '0', V _{REF} = 2.048V, No Load				
		Pe	e Section 2.0 "Tr rformance Curv	LSb		Code = FFFh, VRxB:VRxA = '10', Gx = '0', V _{REF} = 2.048V, No Load					
			e Section 2.0 "Tr rformance Curv		LSb		Code = FFFh, VRxB:VRxA = '01', Gx = '0', V _{REF} = 2.048V, No Load				
			e Section 2.0 "T rformance Curv		LSb		Code = FFFh, VRxB:VRxA = '00', No Load				

Note 2 This parameter is ensured by characterization.

			Operating (Temperature		•		se specified) (Extended)			
DC Characteristics		All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V}, \text{V}_{REF} = +2.048 \text{V to V}_{DD}, \text{V}_{SS} = 0 \text{V}, \\ \text{Gx = '0'}, \text{R}_{L} = 5 \text{ k}\Omega \text{ from V}_{OUT} \text{ to GND, C}_{L} = 100 \text{ pF.} \\ \text{Typical specifications represent values for V}_{DD} = 5.5 \text{V}, \text{T}_{A} = +25 ^{\circ}\text{C}.$								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
Gain Error (see C.9 "Gain Error	E _G	-1.0	±0.1	+1.0	% of FSR	8-bit	Code = 250, No Load VRxB:VRxA = '00', Gx = '0'			
(EG)") ⁽⁹⁾		-1.0	±0.1	+1.0	% of FSR	10-bit	Code = 1000, No Load VRxB:VRxA = '00', Gx = '0'			
		-1.0	±0.1	+1.0	% of FSR	12-bit	Code = 4000, No Load VRxB:VRxA = '00', Gx = '0'			
Gain-Error Drift (see C.10 "Gain-Error Drift (EGD)")	∆G/°C	_	-3	_	ppm/°C					
Total Unadjusted Error (see C.6 "Total	E _T	-2.5 - +0.5			LSb	8-bit	VRxB:VRxA = '00'. No Load.			
Unadjusted Error (ET)") ⁽²⁾			ction 2.0 "T rmance Cur		LSb	V _{DD} = 1.8V, VRxB:VRxA = '11', Gx = '0', V _{REF} = 1.0V, No Load.				
		-10.0	_	+2.0	LSb	10-bit	VRxB:VRxA = '00'. No Load.			
			ction 2.0 "T rmance Cur	• •	LSb		V _{DD} = 1.8V, VRxB:VRxA = '11', Gx = '0', V _{REF} = 1.0V, No Load.			
		-40.0	_	+8.0	LSb	12-bit	VRxB:VRxA = '00'. No Load.			
			ction 2.0 "T rmance Cur		LSb		V _{DD} = 1.8V, VRxB:VRxA = '11', Gx = '0', V _{REF} = 1.0V, No Load.			

Note 2 This parameter is ensured by characterization.

Note 9 This gain error does not include offset error.

DC CHARACTERISTICS (CONTINUED)

		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended) All parameters apply across the specified operating ranges unless noted.										
DC Characteristics		$V_{DD} = +2.7$ Gx = '0', R _l	V to 5.5V, ' _ = 5 kΩ fro	$V_{REF} = +2.04$ om V_{OUT} to 0	18V to V _{D[} SND, C _L =	o, V _{SS} = 100 pF.	0V,					
Parameters	Sym.	Min.	Conditions									
Integral Nonlinearity (see C.11 "Integral	INL	-0.5	±0.1	+0.5	LSb	8-bit	VRxB:VRxA = '10' (codes: 6 to 250), V _{DD} = V _{REF} = 5.5V.					
Nonlinearity (INL)") ^(8, 11)		Perfor	ction 2.0 ' mance Cu	rves" ⁽²⁾	LSb		VRxB:VRxA = '00', '01', '11'.					
		Perfor	ction 2.0 ' mance Cu	rves" ⁽²⁾	LSb		VRxB:VRxA = '01', V _{DD} = 5.5V, Gx = '1'.					
			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '10', '11', V _{REF} = 1.0V, Gx = '1'.					
			ction 2.0 ' mance Cu		LSb		V _{DD} = 1.8V, V _{REF} = 1.0V					
		-1.5 ±0.4 +1.5		+1.5	LSb	10-bit	VRxB:VRxA = '10' (codes: 25 to 1000), V _{DD} = V _{REF} = 5.5V.					
			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '00', '01', '11'.					
			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '01', V _{DD} = 5.5V, Gx = '1'.					
			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '10', '11', V _{REF} = 1.0V, Gx = '1'.					
			ction 2.0 ' mance Cu		LSb		V _{DD} = 1.8V, V _{REF} = 1.0V.					
		-6	±1.5	+6	LSb	12-bit	VRxB:VRxA = '10' (codes: 100 to 4000), $V_{DD} = V_{REF} = 5.5V$.					
		Perfor	'Typical rves" ⁽²⁾	LSb		VRxB:VRxA = '00', '01', '11'.						
		Perfor	ction 2.0 ' mance Cu	rves" ⁽²⁾	LSb		VRxB:VRxA = '01', V _{DD} = 5.5V, Gx = '1'.					
			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '10', '11', V _{REF} = 1.0V, Gx = '1'.					
			ction 2.0 ' mance Cu		LSb		V _{DD} = 1.8V, V _{REF} = 1.0V.					

Note 2 This parameter is ensured by characterization.

Note 8 INL and DNL are measured at V_{OUT} with $V_{RL} = V_{DD}$ (VRxB:VRxA = '00').

Note 11 Code Range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, 100 to 4000.

			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended)									
DC Characteristics		$V_{DD} = +2.7$ Gx = '0', R	V to 5.5V, $_{L}$ = 5 kΩ fi	$V_{REF} = +2.0$ rom V_{OUT} to	048V to GND, 0	V _{DD} , V C _L = 10						
Parameters	Sym.	Min.	Тур.	Max.	Units	Jnits Conditions						
Differential Nonlinearity	DNL	-0.25	±0.0125	+0.25	LSb	8-bit	VRxB:VRxA = '10' (codes: 6 to 250), V _{DD} = V _{REF} = 5.5V.					
(see C.12 "Differential		Perforr	ction 2.0 nance Cu	rves" ⁽²⁾	LSb		Char: VRxB:VRxA = '00', '01', '11'.					
Nonlinearity (DNL)") ^(8, 11)		See Section 2.0 "Typical LSb Char: VRxB:VRxA = '01', VDD = 5.5V, Gx = '1'.										
		Perforr	ction 2.0 nance Cu	rves" ⁽²⁾	LSb		Char: VRxB:VRxA = '10', '11', V _{REF} = 1.0V, Gx = '1'.					
		Perforr	ction 2.0 nance Cu		LSb		V _{DD} = 1.8V					
		-0.5	±0.05	+0.5	LSb	10-bit	VRxB:VRxA = '10' (codes: 25 to 1000), V _{DD} = V _{REF} = 5.5V.					
		See Se Perforr	ction 2.0 nance Cu	"Typical rves" ⁽²⁾	LSb		Char: VRxB:VRxA = '00', '01', '11'.					
			ction 2.0 nance Cu		LSb		Char: VRxB:VRxA = '01', V _{DD} = 5.5V, Gx = '1'.					
			ction 2.0 nance Cu		LSb		Char: VRxB:VRxA = '10', '11', V _{REF} = 1.0V, Gx = '1'.					
			ction 2.0 nance Cu		LSb		V _{DD} = 1.8V					
		-1.0	±0.2	+1.0	LSb	12-bit	VRxB:VRxA = '10' (codes: 100 to 4000), V _{DD} = V _{REF} = 5.5V.					
		Perforr	ction 2.0 nance Cu	rves" ⁽²⁾	LSb		Char: VRxB:VRxA = '00', '01', '11'.					
		Perforr	ction 2.0 nance Cu	rves" ⁽²⁾	LSb		Char: VRxB:VRxA = '01', V _{DD} = 5.5V, Gx = '1'.					
	Performance Curves" (2) V _{REF} = 1.0V, Gx = '1'.											
			ction 2.0 nance Cu		LSb		V _{DD} = 1.8V					

Note 2 This parameter is ensured by characterization.

Note 8 INL and DNL are measured at V_{OUT} with $V_{RL} = V_{DD}$ (VRxB:VRxA = '00').

Note 11 Code Range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, 100 to 4000.

		Standa	rd Opera	tina Conditi	ons (unle	ess otherwise specified)				
			ng Tempe			T _A ≤ +125°C (Extended)				
DC Characteristics		All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V}, V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V}, \\ Gx = \text{`0'}, R_L = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_L = 100 \text{ pF.} \\ \text{Typical specifications represent values for } V_{DD} = 5.5 \text{V}, T_A = +25 ^{\circ}\text{C}.$								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
-3 dB Bandwidth (see C.16 "-3 dB	BW	_	86.5		kHz	V _{REF} = 2.048V ± 0.1V, VRxB:VRxA = '10', Gx = '0'				
Bandwidth")		_	67.7	_	kHz	V _{REF} = 2.048V ± 0.1V, VRxB:VRxA = '10', Gx = '1'				
Output Amplifier										
Minimum Output Voltage	V _{OUT(MIN)}	_	0.01	_	V	$ \begin{array}{l} 1.8V \leq V_{DD} < 5.5V, \\ Output \ Amplifier's \ minimum \ drive \end{array} $				
Maximum Output Voltage	V _{OUT(MAX)}	_	V _{DD} – 0.04	_	V	$ \begin{array}{l} 1.8V \leq V_{DD} < 5.5V, \\ \text{Output Amplifier's maximum drive} \end{array} $				
Phase Margin	PM	_	66		Degree (°)	$C_L = 400 \text{ pF, } R_L = \infty$				
Slew Rate (10)	SR		0.44	_	V/µs	$R_L = 5 k\Omega$				
Short-Circuit Current	I _{sc}	3	9	14	mA	DAC code = Full Scale				
Internal Band Gap										
Band Gap Voltage	V_{BG}	1.18	1.22	1.26	V					
Band Gap Voltage Temperature Coefficient	V _{BGTC}	_	15	_	ppm/°C					
Operating Range		2.0	_	5.5	V	V _{REF} pin voltage stable				
(V _{DD})		2.2	_	5.5	V	V _{OUT} output linear				
External Reference (V	REF)									
Input Range (1)	V_{REF}	V _{SS}	_	$V_{DD} - 0.04$	V	VRxB:VRxA = '11' (Buffered mode)				
		V_{SS}	_	V_{DD}	V	VRxB:VRxA = '10' (Unbuffered mode)				
Input Capacitance	C _{REF}		1	_	pF	VRxB:VRxA = '10' (Unbuffered mode)				
Total Harmonic Distortion ⁽¹⁾	THD	_	-64	_	dB	V _{REF} = 2.048V ± 0.1V, VRxB:VRxA = '10', Gx = '0', Frequency = 1 kHz				
Dynamic Performance										
Major Code Transition Glitch (see C.14 "Major-Code Transition Glitch")		_	45	_	nV-s	1 LSb change around major carry (7FFh to 800h)				
Digital Feedthrough (see C.15 "Digital Feed-through") Note 1 This parame	ter is ensured	_	<10	_	nV-s					

Note 1 This parameter is ensured by design.

Note 10 Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).

			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended)								
DC Characteristics		All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V}, V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V}, \\ Gx = \text{`0'}, R_L = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_L = 100 \text{ pF.} \\ \text{Typical specifications represent values for } V_{DD} = 5.5 \text{V}, T_A = +25 ^{\circ}\text{C}.$									
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions				
Digital Inputs/Outputs (L	AT0/HVC)										
Schmitt Trigger High- Input Threshold	V _{IH}	0.45 V _{DD}	_	_	V	Digital	$V_{DD} \le 5.5 V$ (Allows 2.7V V_{DD} with 5V Analog V_{DD})				
		0.5 V _{DD}	_	_	V	1.8V ≤	$V_{DD} \le 2.7V$				
Schmitt Trigger Low-Input Threshold	V _{IL}		_	0.2 V _{DD}	V						
Hysteresis of Schmitt Trigger Inputs	V _{HYS}		0.1 V _{DD}		V						
Input Leakage Current	I _{IL}	-1	_	1	μA	V _{IN} = \	/ _{DD} and V _{IN} = V _{SS}				
Pin Capacitance	C _{IN} , C _{OUT}	_	10	_	pF	f _C = 3.4 MHz					
Digital Interface (SDA, SCL)											
Output Low Voltage	V _{OL}	_	_	0.4	V	$V_{DD} \geq$	2.0V, I _{OL} = 3 mA				
		_	_	0.2 V _{DD}	V	V _{DD} <	2.0V, I _{OL} = 1 mA				
Input High Voltage (SDA and SCL Pins)	V _{IH}	0.7 V _{DD}	_	_	V	1.8V ≤	$V_{DD} \le 5.5V$				
Input Low Voltage (SDA and SCL Pins)	V _{IL}	_	_	0.3 V _{DD}	V	1.8V ≤	$V_{DD} \le 5.5V$				
Input Leakage	I _{LI}	-1	_	1	μA		$SDA = V_{SS}$ or $SDA = V_{DD}$				
Pin Capacitance	C _{PIN}	_	10	_	pF	f _C = 3.4	4 MHz				
RAM Value			1	1	1						
Value Range	N	0h	_	FFh	hex	8-bit					
		0h	_	3FFh	hex	10-bit					
		0h	_	FFFh	hex	12-bit					
DAC Register POR/BOR	N	S	ee Table	4-2	hex	8-bit					
Value		S	ee Table	4-2	hex	10-bit					
		S	ee Table	4-2	hex	12-bit					
PDCON Initial Factory Setting		See Table 4-2			hex						
Power Requirements	ı										
Power Supply Sensitivity	PSS	_	0.002	0.005	%/%	8-bit	Code = 7Fh				
(C.17 "Power-Supply		_	0.002	0.005	%/%	10-bit	Code = 1FFh				
Sensitivity (PSS)")		_	0.002	0.005	%/%	12-bit	Code = 7FFh				

Note 1 This parameter is ensured by design.

Note 2 This parameter is ensured by characterization.

DC Notes:

- 1. This parameter is ensured by design.
- 2. This parameter is ensured by characterization.
- 3. POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay.
- 4. Supply current is independent of current through the resistor ladder in mode VRxB:VRxA = '10'.
- 5. The PDxB:PDxA = '01', '10', and '11' configurations should have the same current.
- 6. By design, this is worst-case Current mode.
- 7. Resistance is defined as the resistance between the V_{REF} pin (mode VRxB:VRxA = '10') to V_{SS} pin. For dual-channel devices (MCP47FVBX2), this is the effective resistance of the each resistor ladder. The resistance measurement is of the two resistor ladders measured in parallel.
- 8. INL and DNL are measured at V_{OUT} with $V_{RL} = V_{DD}$ (VRxB:VRxA = '00').
- 9. This gain error does not include offset error.
- 10. Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).
- 11. Code Range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, 100 to 4000.
- 12. Variation of one output voltage to mean output voltage.

1.1 Timing Waveforms and Requirements




FIGURE 1-1: V_{OUT} Settling Time Waveforms.

TABLE 1-1: WIPER SETTLING TIMING

Timing Characterist	iming Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$ (Extended) All parameters apply across the specified operating ranges unless noted. $V_{\text{DD}} = +1.8 \text{V to } 5.5 \text{V, } V_{\text{SS}} = 0 \text{V, } R_{\text{L}} = 5 \text{ k}\Omega \text{ from } V_{\text{OUT}} \text{ to GND, } C_{\text{L}} = 100 \text{ pF.}$ Typical specifications represent values for $V_{\text{DD}} = 5.5 \text{V, } T_{\text{A}} = +25^{\circ}\text{C.}$							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
V _{OUT} Settling Time	t _S	_	6	_	μs	8-bit	Code = 3Fh \rightarrow BFh; BFh \rightarrow 3Fh ⁽¹⁾			
(±1LSb error band,		_	6	_	μs	10-bit	Code = 0FFh \rightarrow 2FFh; 2FFh \rightarrow 0FFh ⁽¹⁾			
C _L = 100 pF) (see C.13 "Settling Time")	_	6	_	μs	12-bit	Code = 3FFh \rightarrow BFFh; BFFh \rightarrow 3FFh ⁽¹⁾				

Note 1 Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device).

1.2 I²C Mode Timing Waveforms and Requirements




FIGURE 1-2: Power-on and Brown-out Reset Waveforms.




FIGURE 1-3: l^2C^{TM} Power-Down Command Timing.

TABLE 1-2: RESET TIMING

Timing Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (Extended) All parameters apply across the specified operating ranges unless noted. V_{DD} = +1.8V to 5.5V, V_{SS} = 0V, R_{L} = 5 k Ω from V_{OUT} to GND, C_{L} = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_{A} = +25 $^{\circ}\text{C}$.						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Power-on Reset Delay	t _{PORD}	_	60	_	μs	Monitor ACK bit response to ensure device responds to command.		
Brown-out Reset Delay	t _{BORD}	_	45	_	μs	V_{DD} transitions from $V_{DD(MIN)} \rightarrow V_{POR}$ V_{OUT} driven to V_{OUT} disabled		
Power-Down Output Disable Time Delay	T _{PDD}		10.5	_	μs	PDxB:PDxA = '11', '10', or '01' -> "00" started from falling edge of the SCL at the end of the 8th clock cycle. Volatile DAC register = FFh, V _{OUT} = 10 mV. V _{OUT} not connected.		
Power-Down Output Enable Time Delay	T _{PDE}	_	1	_	μs	PDxB:PDxA = "00" \rightarrow '11', '10', or '01' started from falling edge of the SCL at the end of the 8th clock cycle. $V_{OUT} = V_{OUT} - 10$ mV. V_{OUT} not connected.		




FIGURE 1-4: l^2C^{TM} Bus Start/Stop Bits Timing Waveforms.




FIGURE 1-5: l^2C^{TM} Bus Start/Stop Bits Timing Waveforms.

TABLE 1-3: I²C BUS START/STOP BITS AND LAT REQUIREMENTS

I ² C™ AC Characteristics	Standard Operating Conditions (unless otherwise specified)					
	Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended)					
	Operating Voltage range is described in DC Characteristics					
_						

			Operating Voltage	e range is	describe	d in DC	Characteristics
Param. No.	Symbol	Characte	ristic	Min.	Max.	Units	Conditions
	F _{SCL}		Standard Mode	0	100	kHz	$C_b = 400 \text{ pF}, 1.8\text{V} - 5.5\text{V}^{(2)}$
			Fast Mode	0	400	kHz	C _b = 400 pF, 2.7V - 5.5V
			High-Speed 1.7	0	1.7	MHz	C _b = 400 pF, 4.5V - 5.5V
			High-Speed 3.4	0	3.4	MHz	C _b = 100 pF, 4.5V - 5.5V
D102	C _b	Bus Capacitive	100 kHz mode	_	400	pF	
		Loading	400 kHz mode	_	400	pF	
			1.7 MHz mode	_	400	pF	
			3.4 MHz mode		100	pF	
90	T _{SU:STA}	Start Condition	100 kHz mode	4700	_	ns	Note 2
		Setup Time	400 kHz mode	600	_	ns	
		(Only relevant for repeated Start	1.7 MHz mode	160	_	ns	
		condition)	3.4 MHz mode	160	_	ns	
91	T _{HD:STA}	Start Condition Hold time (After this period the first clock pulse is generated)	100 kHz mode	4000	_	ns	Note 2
			400 kHz mode	600		ns	
			1.7 MHz mode	160	_	ns	
			3.4 MHz mode	160		ns	
92		Stop Condition Setup Time	100 kHz mode	4000	_	ns	Note 2
			400 kHz mode	600		ns	
			1.7 MHz mode	160	_	ns	
			3.4 MHz mode	160	_	ns	
93	T _{HD:STO}	Stop Condition	100 kHz mode	4000	_	ns	Note 2
		Hold Time	400 kHz mode	600	_	ns	
			1.7 MHz mode	160	_	ns	
			3.4 MHz mode	160	_	ns	
94	T _{LATSU}	LAT ↑ to SCL↑ (write Setup Time	data ACK bit)	10	_	ns	Write Data delayed ⁽³⁾
95	T _{LATHD}	SCL ↑ to LAT↑ (write data ACK bit) Hold Time		250	_	ns	Write Data delayed ⁽³⁾
96	T _{LAT}	LAT High or Low Time		50		ns	
97	T _{HVCSU}	HVC High to SCL High (of Start condition) – Setup Time		25	_	μs	High-Voltage Commands
98	T _{HVCHD}	SCL Low (of Stop con HVC Low – Hold Time	•	25	_	μs	High-Voltage Commands

Note 2 Not Tested. This parameter ensured by characterization.

Note 3 The transition of the LAT signal between 10 ns before the rising edge (Spec 94) and 250 ns after the rising edge (Spec 95) of the SCL signal is indeterminate whether the change in V_{OUT} is delayed or not.




FIGURE 1-6: I²C™ Bus Timing Waveforms.

TABLE 1-4: I²C BUS REQUIREMENTS (SLAVE MODE)

I ² C™ AC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage range is described in DC Characteristics						
Param. No.	Sym.	Charac	cteristic	Min.	Max.	Units	Conditions	
100	T _{HIGH}	Clock high time	100 kHz mode	4000	_	ns	1.8V-5.5V ⁽²⁾	
	111011		400 kHz mode	600	_	ns	2.7V-5.5V	
			1.7 MHz mode	120	_	ns	4.5V-5.5V	
			3.4 MHz mode	60	_	ns	4.5V-5.5V	
101	101 T _{LOW}	Clock low time	100 kHz mode	4700	_	ns	1.8V-5.5V ⁽²⁾	
			400 kHz mode	1300	_	ns	2.7V-5.5V	
			1.7 MHz mode	320	_	ns	4.5V-5.5V	
		3.4 MHz mode	160	_	ns	4.5V-5.5V		
102A ⁽²⁾ T _{RSCL}	SCL rise time	100 kHz mode	_	1000	ns	C _b is specified to be from		
			400 kHz mode	20 + 0.1C _b	300	ns	10 to 400 pF (100 pF maximum for 3.4 MHz mode)	
			1.7 MHz mode	20	80	ns		
		1.7 MHz mode	20	160	ns	After a Repeated Start condition or an Acknowledge bit		
			3.4 MHz mode	10	40	ns		
		3.4 MHz mode	10	80	ns	After a Repeated Start condition or an Acknowledge bit		
102B ⁽²⁾	102B ⁽²⁾ T _{RSDA}	SDA rise time	100 kHz mode	_	1000	ns	Cb is specified to be from	
			400 kHz mode	20 + 0.1C _b	300	ns	10 to 400 pF (100 pF	
			1.7 MHz mode	20	160	ns	maximum for 3.4 MHz mode)	
			3.4 MHz mode	10	80	ns		

Note 2 Not Tested. This parameter ensured by characterization.

TABLE 1-5: I²C BUS REQUIREMENTS (SLAVE MODE) (CONTINUED)

I ² C™ AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage range is described in DC Characteristics						
Param. No.	Sym.	Charac	cteristic	Min.	Max.	Units	Conditions		
103A ⁽²⁾	103A ⁽²⁾ T _{FSCL}	SCL fall time	100 kHz mode	_	300	ns	C _b is specified to be from		
			400 kHz mode	20 + 0.1C _b	300	ns	10 to 400 pF		
			1.7 MHz mode	20	80	ns	(100 pF maximum for 3.4 MHz mode) ⁽⁴⁾		
			3.4 MHz mode	10	40	ns	0.1 111112 111000)		
103B ⁽²⁾	T_{FSDA}	SDA fall time	100 kHz mode		300	ns	C _b is specified to be from		
			400 kHz mode	$20 + 0.1C_{b}$	300	ns	10 to 400 pF		
			1.7 MHz mode	20	160	ns	(100 pF maximum for 3.4 MHz mode) ⁽⁴⁾		
			3.4 MHz mode	10	80	ns	,		
106	T _{HD:DAT}	Data input hold	100 kHz mode	0	_	ns	1.8V-5.5V ^(2, 5)		
	time	time	400 kHz mode	0	_	ns	2.7V-5.5V ⁽⁵⁾		
			1.7 MHz mode	0	_	ns	4.5V-5.5V ⁽⁵⁾		
			3.4 MHz mode	0	_	ns	4.5V-5.5V ⁽⁵⁾		
107	107 T _{SU:DAT} Data input setup time		100 kHz mode	250	_	ns	Note 2, Note 6		
		setup time	400 kHz mode	100	_	ns	Note 6		
			1.7 MHz mode	10	_	ns			
			3.4 MHz mode	10	_	ns			
109	T_{AA}	Output valid	100 kHz mode		3450	ns	Note 2, Note 7		
		from clock	400 kHz mode		900	ns	Note 7		
			1.7 MHz mode		150	ns	$C_b = 100 \text{ pF}^{(7, 8)}$		
					310	ns	$C_b = 400 \text{ pF}^{(2, 7)}$		
			3.4 MHz mode		150	ns	$C_b = 100 \text{ pF}^{(7)}$		
110	T _{BUF}	Bus free time	100 kHz mode	4700	_	ns	Time the bus must be free		
			400 kHz mode	1300	_	ns	before a new transmis- sion can start ⁽²⁾		
		1.7 MHz mode	N.A.	_	ns	sion can start			
			3.4 MHz mode	N.A.	_	ns			
111	T _{SP}	Input filter spike	100 kHz mode		50	ns	NXP Spec states N.A. ⁽²⁾		
		suppression (SDA and SCL)	400 kHz mode		50	ns			
			1.7 MHz mode		10	ns	Spike suppression		
			3.4 MHz mode		10	ns	Spike suppression		

- Note 2 Not Tested. This parameter ensured by characterization.
- Note 4 Use Cb in pF for the calculations.
- Note 5 A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- Note 6 A fast-mode (400 kHz) I^2C -bus device can be used in a standard-mode (100 kHz) I^2C -bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line T_R max.+ $t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the standard-mode I^2C bus specification) before the SCL line is released.
- Note 7 As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- Note 8 Ensured by the T_{AA} 3.4 MHz specification test.

Timing Table Notes:

- 1. Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device).
- 2. Not Tested. This parameter ensured by characterization.
- 3. The transition of the LAT signal between 10 ns before the rising edge (Spec 94) and 250 ns after the rising edge (Spec 95) of the SCL signal is indeterminate whether the change in V_{OUT} is delayed or not.
- 4. Use Cb in pF for the calculations.
- 5. A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- 6. A fast-mode (400 kHz) I^2 C-bus device can be used in a standard-mode (100 kHz) I^2 C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line
 - T_R max.+ $t_{SU;DAT}$ = 1000 + 250 = 1250 ns (according to the standard-mode I^2C bus specification) before the SCL line is released.
- 7. As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- 8. Ensured by the T_{AA} 3.4 MHz specification test.

TEMPERATURE SPECIFICATIONS

Electrical Specifications: Unless otherwise indicated, V _{DD} = +2.7V to +5.5V, V _{SS} = GND.							
Parameters	Symbol	Min.	Typical	Max.	Units	Conditions	
Temperature Ranges							
Specified Temperature Range	T _A	-40	_	+125	°C		
Operating Temperature Range	T _A	-40	_	+125	°C	Note 1	
Storage Temperature Range	T _A	-65	_	+150	°C		
Thermal Package Resistances					•		
Thermal Resistance, 8L-TSSOP	$\theta_{\sf JA}$	_	139	_	°C/W		

Note 1: The MCP47FVBXX devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause T_J to exceed the Maximum Junction Temperature of +150°C.

2.0 TYPICAL PERFORMANCE CURVES

Note:

The device Performance Curves are available in a separate document. This is done to keep the file size of this PDF document less than the 10 MB file attachment limit of many mail servers.

The MCP47FXBXX Performance Curves document is literature number DS20005378, and can be found on the Microchip website. Look at the MCP47FVBXX product page under "Documentation and Software", in the Data Sheets category.