

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# 8-/10-/12-Bit Single/Dual Voltage Output Nonvolatile Digital-to-Analog Converters with SPI Interface

#### **Features**

- · Operating Voltage Range:
  - 2.7V to 5.5V full specifications
  - 1.8V to 2.7V reduced device specifications
- · Output Voltage Resolutions:
  - 8-bit: MCP48FEB0X (256 Steps)
  - 10-bit: MCP48FEB1X (1024 Steps)
  - 12-bit: MCP48FEB2X (4096 Steps)
- · Rail-to-Rail Output
- Fast Settling Time of 7.8 µs (typical)
- · DAC Voltage Reference Source Options:
  - Device V<sub>DD</sub>
  - External V<sub>REF</sub> pin (buffered or unbuffered)
  - Internal Band Gap (1.22V typical)
- · Output Gain Options:
  - Unity (1x)
  - 2x
- Nonvolatile Memory (EEPROM):
  - User-programmed Power-on Reset (POR)/Brown-out Reset (BOR) output setting, recall and device configuration bits
  - Auto Recall of Saved DAC register setting
  - Auto Recall of Saved Device Configuration (Voltage Reference, Gain, Power-Down)
- · Power-on/Brown-out Reset Protection
- · Power-Down Modes:
  - Disconnects output buffer (High Impedance)
  - Selection of  $V_{OUT}$  pull-down resistors (100 k $\Omega$  or 1 k $\Omega$ )
- Low Power Consumption:
  - Normal operation: <180 μA (Single), 380 μA (Dual)
  - Power-down operation: 650 nA typical
  - EEPROM write cycle (1.9 mA maximum)
- · SPI Interface:
  - Supports '00' and '11' modes
  - Up to 20 MHz writes and 10 MHz reads
  - Input buffers support interfacing to low-voltage digital devices
- Package Types: 10-lead MSOP
- Extended Temperature Range: -40°C to +125°C

### **Package Types**



#### **General Description**

The MCP48FEBXX are Single- and Dual-channel 8-bit, 10-bit, and 12-bit buffered voltage output Digital-to-Analog Converters (DAC) with nonvolatile memory and an SPI serial interface.


The  $V_{REF}$  pin, the device  $V_{DD}$  or the internal band gap voltage can be selected as the DAC's reference voltage. When  $V_{DD}$  is selected,  $V_{DD}$  is connected internally to the DAC reference circuit. When the  $V_{REF}$  pin is used, the user can select the output buffer's gain to be 1 or 2. When the gain is 2, the  $V_{REF}$  pin voltage should be limited to a maximum of  $V_{DD}/2$ .

These devices have an SPI-compatible serial interface. Write commands are supported up to 20 MHz while read commands are supported up to 10 MHz.


### **Applications**

- · Set Point or Offset Trimming
- Sensor Calibration
- · Low-Power Portable Instrumentation
- · PC Peripherals
- · Data Acquisition Systems
- · Motor Control

### MCP48FEBX1 Device Block Diagram (Single-Channel Output)



### MCP48FEBX2 Device Block Diagram (Dual-Channel Output)



#### **Device Features**

Device	# of Channels	Resolution (bits)	Control Interface	DAC Output POR/BOR Setting (1)	# of VREF Inputs	Internal band gap ?	# of LAT Inputs	Memory	Specified Operating Range (V <sub>DD</sub> ) <sup>(2)</sup>
MCP48FEB01	1	8	SPI	7Fh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP48FEB11	1	10	SPI	1FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP48FEB21	1	12	SPI	7FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP48FEB02	2	8	SPI	7Fh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP48FEB12	2	10	SPI	1FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP48FEB22	2	12	SPI	7FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FVB01	1	8	I <sup>2</sup> C™	7Fh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FVB11	1	10	I <sup>2</sup> C	1FFh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FVB21	1	12	I <sup>2</sup> C	7FFh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FVB02	2	8	I <sup>2</sup> C	7Fh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FVB12	2	10	I <sup>2</sup> C	1FFh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FVB22	2	12	I <sup>2</sup> C	7FFh	1	Yes	1	RAM	1.8V to 5.5V
MCP47FEB01	1	8	I <sup>2</sup> C	7Fh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB11	1	10	I <sup>2</sup> C	1FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB21	1	12	I <sup>2</sup> C	7FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB02	2	8	I <sup>2</sup> C	7Fh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB12	2	10	I <sup>2</sup> C	1FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB22	2	12	I <sup>2</sup> C	7FFh	1	Yes	1	EEPROM	1.8V to 5.5V

**Note 1:** Factory Default value. The DAC output POR/BOR value can be modified via the nonvolatile DAC output register(s) (available only on nonvolatile devices (MCP4XFEBXX)).

<sup>2:</sup> Analog output performance specified from 2.7V to 5.5V.

### 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings (†)

Voltage on $V_{DD}$ with respect to $V_{SS}$	-0.6V to +6.5V	
Voltage on all pins with respect to V	′ss	-0.6V to V <sub>DD</sub> +0.3V
Input clamp current, $I_{IK}$ ( $V_I < 0, V_I >$	$V_{DD}$ , $V_{I} > V_{PP}$ on HV pins) .	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ c	±20 mA	
Maximum current out of $V_{SS}$ pin		50 mA
Maximum current into V <sub>DD</sub> pin		50 mA
Maximum current sourced by the V	<sub>OUT</sub> pin	20 mA
Maximum current sunk by the $V_{\text{OUT}}$	- pin	20 mA
Maximum current sunk by the V <sub>REF</sub>	pin	125 μΑ
Maximum input current source/sunk	by SDI, SCK, and $\overline{\text{CS}}$ pins	2 mA
Maximum output current sunk by Si	DO Output pin	25 mA
Total power dissipation (1)		400 mW
Package power dissipation (T <sub>A</sub> = +5 MSOP-10	50°C, T <sub>J</sub> = +150°C)	490 mW
		≥ ±4 kV (HBM) ≥ ±400V (MM)
		≥±1.5 kV (CDM)
Latch-Up (per JEDEC JESD78A) @	) +125°C	±100 mA
Storage temperature		65°C to +150°C
Ambient temperature with power ap	55°C to +125°C	
Soldering temperature of leads (10	+300°C	
	+150°C	

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Power dissipation is calculated as follows:

$$P_{DIS} = V_{DD} x \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) x I_{OH}\} + \sum (V_{OL} x I_{OL})$$

### **DC CHARACTERISTICS**

DC Characteristics	Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended) Unless otherwise noted, all parameters apply across these specified operating ranges: $V_{DD} = +2.7 \text{V}$ to 5.5V, $V_{REF} = +2.048 \text{V}$ to $V_{DD}$ , $V_{SS} = 0 \text{V}$ Gx = '0', $R_{L} = 5 \text{ k}\Omega$ from $V_{OUT}$ to $V_{SS}$ , $C_{L} = 100 \text{ pF}$ Typical specifications represent values for $V_{DD} = 5.5 \text{V}$ , $T_{A} = +25^{\circ}\text{C}$ .										
Parameters	Sym.	n. Min. Typ. Max. Units Conditions									
Supply Voltage	$V_{DD}$	2.7	_	5.5	V						
		1.8	_	2.7	٧	DAC operation (reduced analog specifications) and Serial Interface					
V <sub>DD</sub> Voltage (rising) to ensure device Power-on Reset	V <sub>POR/BOR</sub>	_		1.7	>	RAM retention voltage ( $V_{RAM}$ ) < $V_{POR}$ $V_{DD}$ voltages greater than $V_{POR/BOR}$ limit Ensure that device is out of reset.					
V <sub>DD</sub> Rise Rate to ensure Power-on Reset	$V_{\mathrm{DDRR}}$		(Note	<b>3</b> )	V/ms						
High-Voltage Commands Voltage Range (HVC pin)	V <sub>HV</sub>	$V_{SS}$	_	12.5	٧	The HVC pin will be at one of three input levels (V <sub>IL</sub> , V <sub>IH</sub> or V <sub>IHH</sub> ) <sup>(1)</sup>					
High-Voltage Input Entry Voltage	V <sub>IHHEN</sub>	9.0	_	_	>	Threshold for Entry into WiperLock Technology					
High-Voltage Input Exit Voltage	V <sub>IHHEX</sub>	_	_	V <sub>DD</sub> + 0.8V	>	(Note 2)					
Power-on Reset to Out- put-Driven Delay	T <sub>PORD</sub>	_	25	50	μs	$V_{DD}$ rising, $V_{DD} > V_{POR}$					

Note 1 This parameter is ensured by design.

Note 2 This parameter is ensured by characterization.

Note 3 POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay.

DC Characteris	$V_{DD}$ = +2.7V to 5.5V, $V_{REF}$ = +2.048V to $V_{DD}$ , $V_{SS}$ = 0V $Gx$ = '0', $R_L$ = 5 kΩ from $V_{OUT}$ to $V_{SS}$ , $C_L$ = 100 pF Typical specifications represent values for $V_{DD}$ = 5.5V, $T_A$ = +25°C.									
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions			
Supply Current	$I_{DD}$	_	_	320	μA	Single	1MHz <sup>(2)</sup>	Serial Interface Active		
		_	_	910	μΑ		10MHz <sup>(2)</sup>	(Not High-Voltage Command) VRxB:VRxA = '01' (6)		
		_	_	1.7	mA		20MHz	$V_{OUT}$ is unloaded, $V_{DD} = 5.5V$		
		_	—	510	μA	Dual	1MHz <sup>(2)</sup>	Volatile DAC Register = 000h		
		_	—	1.1	mA		10MHz <sup>(2)</sup>			
		_		1.85	mA		20MHz			
		_	_	250	μA	Single	1MHz <sup>(2)</sup>	Serial Interface Active		
		_	_	840	μA		10MHz (2) (Not High-Voltage Comma VRxB:VRxA = '10' (4)			
		_	_	1.65	mA		20MHz (2)	V <sub>OUT</sub> is unloaded.		
		_	_	380	μΑ	Dual	$V_{REF} = V_{DD} = 5.5V$			
		_	_	970	μΑ		10MHz <sup>(2)</sup>			
		_	_	1.75	mA	1	20MHz (2)			
			_	180	μA	Single	Serial Inter	face Inactive <sup>(2)</sup>		
		_	_	380	μА	Dual	VRxB:VRx SCK = SD V <sub>OUT</sub> is un Volatile DA	I = V <sub>SS</sub> loaded. AC Register = 000h		
				180	μA	Single		face Inactive (2)		
		_	_	380	μА	Dual	(Not High-Voltage Command)  VRxB:VRxA = '11', V <sub>REF</sub> = V <sub>DD</sub> SCK = SDI = V <sub>SS</sub> V <sub>OUT</sub> is unloaded.  Volatile DAC Register = 000h			
		_	_	1.9	mA	V <sub>REF</sub> = (After w Write al		nterface is Inactive.) volatile DAC 0 (address 10h).		

Note 2 This parameter is ensured by characterization.

 $I_{DDP}$ 

Note 4 Supply current is independent of current through the resistor ladder in mode VRxB:VRxA = '10'.

180

400

3.8

145

260

0.65

 $V_{\mbox{\scriptsize OUT}}$  pins are unloaded.

PDxB:PDxA = '01' (5),

V<sub>OUT</sub> not connected

HVC = 12.5V (High-Voltage Command)

 $V_{REF} = V_{DD} = 5.5V$ , LAT/HVC =  $V_{IHH}$ 

Serial Interface Inactive

DAC registers = 000h V<sub>OUT</sub> pins are unloaded.

Single

Dual

μΑ

μΑ

μΑ

Note 5 The PDxB:PDxA = '01', '10', and '11' configurations should have the same current.

Note 6 By design, this is the worst-case current mode.

Power-Down

Current

DC Characteristics	Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended) Unless otherwise noted, all parameters apply across these specified operating ranges: $V_{DD} = +2.7\text{V}$ to $5.5\text{V}$ , $V_{REF} = +2.048\text{V}$ to $V_{DD}$ , $V_{SS} = 0\text{V}$ Gx = '0', $R_{L} = 5$ k $\Omega$ from $V_{OUT}$ to $V_{SS}$ , $C_{L} = 100$ pF Typical specifications represent values for $V_{DD} = 5.5\text{V}$ , $T_{A} = +25^{\circ}\text{C}$ .									
Parameters	Sym.	Sym. Min. Typ. Max. Units Conditions								
Resistor Ladder Resistance	$R_L$	100	140	180	kΩ	1.8V ≤ V <sub>REF</sub> ≥	V <sub>DD</sub> ≤ 5.5V : 1.0V <sup>(7)</sup>			
Resolution	N		256		Taps	8-bit	No Missing Codes			
(# of Resistors			1024		Taps	10-bit	No Missing Codes			
and # of Taps) (see B.1 "Resolution")		4096			Taps	12-bit	No Missing Codes			
Nominal V <sub>OUT</sub> Match (11)	V <sub>OUT</sub> - V <sub>OUTMEAN</sub>	_	0.5	1.0	%	2.7V ≤	$V_{DD} \le 5.5V^{(2)}$			
	/V <sub>OUTMEAN</sub>	_	_	1.2	%	1.8V <sup>(2</sup>				
V <sub>OUT</sub> Tempco (see B.19 "V <sub>OUT</sub> Temperature Coefficient")	ΔV <sub>OUT</sub> /ΔT		15	_	ppm/°C		- Mid-scale FFh or 7FFh)			
V <sub>REF</sub> pin Input Voltage Range	V <sub>REF</sub>	$V_{SS}$	_	$V_{DD}$	V	1.8V ≤	$V_{DD} \le 5.5V^{(1)}$			

Note 1 This parameter is ensured by design.

Note 2 This parameter is ensured by characterization.

Note 7 Resistance is defined as the resistance between the V<sub>REF</sub> pin (mode VRxB:VRxA = '10') to V<sub>SS</sub> pin. For dual-channel devices (MCP48FEBX2), this is the effective resistance of the each resistor ladder. The resistance measurement is of the two resistor ladders measured in parallel.

Note 11 Variation of one output voltage to mean output voltage.

	1											
DC Characteristics	Operati Unless V <sub>DD</sub> = + Gx = '0	Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended) Unless otherwise noted, all parameters apply across these specified operating ranges: $V_{DD} = +2.7\text{V to } 5.5\text{V}, V_{REF} = +2.048\text{V to } V_{DD}, V_{SS} = 0\text{V}$ Gx = '0', $R_{L} = 5 \text{ k}\Omega$ from $V_{OUT}$ to $V_{SS}$ , $C_{L} = 100 \text{ pF}$ Typical specifications represent values for $V_{DD} = 5.5\text{V}$ , $T_{A} = +25^{\circ}\text{C}$ .										
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions					
Zero-Scale Error (see <b>B.5</b>	E <sub>ZS</sub>	_	_	0.75	LSb	8-bit	VRxB:VRxA = '11', Gx = '0' V <sub>REF</sub> = V <sub>DD</sub> , No Load					
"Zero-Scale Error (EZS)")		Perfori	mance Ci	"Typical urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '00', Gx = '0' V <sub>DD</sub> = 5.5V, No Load					
(Code = 000h)		Perfori	mance Ci	"Typical urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '10', Gx = '0', No Load					
				Perfori	mance Ci	"Typical urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '11', Gx = '0', No Load			
				"Typical urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '01', Gx = '0', No Load					
		_	_	3	LSb	10-bit	VRxB:VRxA = '11', Gx = '0' V <sub>REF</sub> = V <sub>DD</sub> , No Load					
		Perfori		urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '00', Gx = '0' V <sub>DD</sub> = 5.5V, No Load					
		Perfori		urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '10', Gx = '0', No Load					
		Perfori		urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '11', Gx = '0', No Load					
		See Se Perfori	ection 2.0 mance Co	"Typical urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '01', Gx = '0' No Load					
		_		12	LSb	12-bit	VRxB:VRxA = '11', Gx = '0' V <sub>REF</sub> = V <sub>DD</sub> , No Load					
		Perfor	mance C	"Typical urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '00', Gx = '0' V <sub>DD</sub> = 5.5V, No Load					
		Perfori	mance Ci	"Typical urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '10', Gx = '0', No Load					
		Perfori	mance Ci	"Typical urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '11', Gx = '0', No Load					
				"Typical urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '01', Gx = '0' No Load					
Offset Error (see B.7 "Offset Error (EOS)")	E <sub>OS</sub>	-15	±1.5	+15	mV	VRxB:V Gx = '0' No Load						
Offset Voltage Temperature Coefficient	V <sub>OSTC</sub>	_	±10	_	μV/°C							

Note 2 This parameter is ensured by characterization.

DC Characterist	ics	Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended) Unless otherwise noted, all parameters apply across these specified operating ranges: $V_{DD} = +2.7 \text{V}$ to 5.5V, $V_{REF} = +2.048 \text{V}$ to $V_{DD}$ , $V_{SS} = 0 \text{V}$ Gx = '0', $V_{CD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications $V_{DD} = 100 \text{ p}$ Typical specifications represent values for $V_{DD} = 100 \text{ p}$ Typical specifications $V_{DD} = 100 \text{ p}$									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
Full-Scale Error (see B.4	E <sub>FS</sub>	_	_	4.5	LSb	8-bit	Code = FFh, VRxB:VRxA = '11' Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
"Full-Scale Error (EFS)")			e Section 2.0 "T rformance Curv		LSb		Code = FFh, VRxB:VRxA = '10' Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "T rformance Curv		LSb		Code = FFh, VRxB:VRxA = '01' Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "T rformance Curv		LSb		Code = FFh, VRxB:VRxA = '00' No Load				
		_	_	18	LSb	10-bit	Code = 3FFh, VRxB:VRxA = '11' Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "T rformance Curv		LSb		Code = 3FFh, VRxB:VRxA = '10' Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
		Se Pe	e Section 2.0 "T rformance Curv	ypical es" <sup>(2)</sup>	LSb		Code = 3FFh, VRxB:VRxA = '01' Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			See Section 2.0 "Typical Performance Curves" (2)				Code = 3FFh, VRxB:VRxA = '00' No Load				
		_	_	70	LSb	12-bit	Code = FFFh, VRxB:VRxA = '11' Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "T rformance Curv		LSb		Code = FFFh, VRxB:VRxA = '10' Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "T rformance Curv		LSb		Code = FFFh, VRxB:VRxA = '01' Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "T rformance Curv		LSb		Code = FFFh, VRxB:VRxA = '00' No Load				

Note 2 This parameter is ensured by characterization.

DC Characteristics	Standard Operating Conditions (unless otherwise specified): Operating Temperature: -40°C $\leq$ T <sub>A</sub> $\leq$ +125°C (Extended) Unless otherwise noted, all parameters apply across these specified operating ranges: V <sub>DD</sub> = +2.7V to 5.5V, V <sub>REF</sub> = +2.048V to V <sub>DD</sub> , V <sub>SS</sub> = 0V Gx = '0', R <sub>L</sub> = 5 k\Omega from V <sub>OUT</sub> to GND, C <sub>L</sub> = 100 pF Typical specifications represent values for V <sub>DD</sub> = 5.5V, T <sub>A</sub> = +25°C.										
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions				
Gain Error (see B.9 "Gain Error (EG)") <sup>(8)</sup>	EG	-1.0	±0.1	+1.0	% of FSR	8-bit	Code = 250, No Load VRxB:VRxA = '00' Gx = '0'				
		-1.0	±0.1	+1.0	% of FSR	10-bit	Code = 1000, No Load VRxB:VRxA = '00' Gx = '0'				
		-1.0	±0.1	+1.0	% of FSR	12-bit	Code = 4000, No Load VRxB:VRxA = '00' Gx = '0'				
Gain-Error Drift (see B.10 "Gain-Error Drift (EGD)")	ΔG/°C	_	-3	_	ppm/°C						

**Note 2** This parameter is ensured by characterization.

Note 8 This gain error does not include offset error.

DC Characteristics		Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended) Unless otherwise noted, all parameters apply across these specified operating ranges: $V_{DD} = +2.7 \text{V}$ to 5.5V, $V_{REF} = +2.048 \text{V}$ to $V_{DD}$ , $V_{SS} = 0 \text{V}$ Gx = '0', $R_{L} = 5 \text{ k}\Omega$ from $V_{OUT}$ to GND, $C_{L} = 100 \text{ pF}$ Typical specifications represent values for $V_{DD} = 5.5 \text{V}$ , $T_{A} = +25^{\circ}\text{C}$ .									
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions				
Integral Nonlinearity (see B.11 "Integral Nonlinearity	INL	-0.5	±0.1	+0.5	LSb	8-bit	VRxB:VRxA = '10' (codes: 6 to 250) V <sub>DD</sub> = V <sub>REF</sub> = 5.5V				
(INL)") (10)		See Se Perfori	ection 2.0 ' mance Cu	rves" <sup>(2)</sup>	LSb		VRxB:VRxA = '00', '01', '11'				
		Perform	ection 2.0 ' mance Cui	rves" <sup>(2)</sup>	LSb		VRxB:VRxA = '01' V <sub>DD</sub> = 5.5V, Gx = '1'				
			ection 2.0 ' mance Cui		LSb		VRxB:VRxA = '10', '11' V <sub>REF</sub> = 1.0V, Gx = '1'				
			ection 2.0 ' mance Cui		LSb		V <sub>DD</sub> = 1.8V V <sub>REF</sub> = 1.0V				
		-1.5	±0.4	+1.5	LSb	10-bit	VRxB:VRxA = '10' (codes: 25 to 1000) V <sub>DD</sub> = V <sub>REF</sub> = 5.5V				
		Perform	ection 2.0 ' mance Cui	rves" <sup>(2)</sup>	LSb		VRxB:VRxA = '00', '01', '11'				
			ection 2.0 ' mance Cui		LSb		VRxB:VRxA = '01' V <sub>DD</sub> = 5.5V, Gx = '1'				
			ection 2.0 ' mance Cui		LSb		VRxB:VRxA = '10', '11' V <sub>REF</sub> = 1.0V, Gx = '1'				
			ection 2.0 ' mance Cui		LSb		V <sub>DD</sub> = 1.8V V <sub>REF</sub> = 1.0V				
		-6	±1.5	+6	LSb	12-bit	VRxB:VRxA = '10' (codes: 100 to 4000) V <sub>DD</sub> = V <sub>REF</sub> = 5.5V.				
		Perfor	ction 2.0 ' mance Cu	rves" <sup>(2)</sup>	LSb		VRxB:VRxA = '00', '01', '11'				
		Perfor	ction 2.0 ' mance Cu	rves" <sup>(2)</sup>	LSb		VRxB:VRxA = '01' $V_{DD}$ = 5.5V, Gx = '1'				
		Perfor	ction 2.0 ' mance Cu	rves" <sup>(2)</sup>	LSb		VRxB:VRxA = '10', '11' V <sub>REF</sub> = 1.0V, Gx = '1'				
			ection 2.0 ' mance Cu		LSb		V <sub>DD</sub> = 1.8V V <sub>REF</sub> = 1.0V				

**Note 2** This parameter is ensured by characterization.

Note 10 Code range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, codes 100 to 4000.

DC Characteristics		Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended) Unless otherwise noted, all parameters apply across these specified operating ranges: $V_{DD} = +2.7 \text{V to } 5.5 \text{V}, V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V}$ $Gx = \text{`0'}, R_{L} = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_{L} = 100 \text{ pF}$ Typical specifications represent values for $V_{DD} = 5.5 \text{V}, T_{A} = +25^{\circ}\text{C}$ .  Min. Typ. Max. Units Conditions													
Parameters	Sym.	Min.	Max.	Units	Conditions										
Differential Nonlinearity (see B.12	DNL	-0.25	±0.0125	+0.25	LSb	8-bit	VRxB:VRxA = '10' (codes: 6 to 250) V <sub>DD</sub> = V <sub>REF</sub> = 5.5V								
"Differential Nonlinearity		Perform	ction 2.0 nance Cu	ırves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '00', '01', '11'								
(DNL)") <sup>(10)</sup>		Perforr	ction 2.0 mance Cu	ırves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '01' V <sub>DD</sub> = 5.5V, Gx = '1'								
			ction 2.0 nance Cu		LSb		Char: VRxB:VRxA = '10', '11' V <sub>REF</sub> = 1.0V, Gx = '1'								
			ction 2.0 nance Cu		LSb		V <sub>DD</sub> = 1.8V								
		-0.5	±0.05	+0.5	LSb	10-bit	VRxB:VRxA = '10' (codes: 25 to 1000) V <sub>DD</sub> = V <sub>REF</sub> = 5.5V								
		Perforr	ction 2.0 mance Cu	ırves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '00', '01', '11'								
		See Section 2.0 "Typical Performance Curves" (2)			LSb		Char: VRxB:VRxA = '01' V <sub>DD</sub> = 5.5V, Gx = '1'								
		Perform	ction 2.0 mance Cu	ırves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '10', '11' V <sub>REF</sub> = 1.0V, Gx = '1'								
											ction 2.0 mance Cu		LSb		V <sub>DD</sub> = 1.8V
		-1.0	±0.2	+1.0	LSb	12-bit	VRxB:VRxA = '10' (codes: 100 to 4000) V <sub>DD</sub> = V <sub>REF</sub> = 5.5V								
		Perform	ction 2.0 mance Cu	ırves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '00', '01', '11'								
		Perforr	ction 2.0 mance Cu	ırves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '01' V <sub>DD</sub> = 5.5V, Gx = '1'								
		Perform	ction 2.0 mance Cu	ırves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '10', '11' V <sub>REF</sub> = 1.0V, Gx = '1'								
			ction 2.0 mance Cu	ırves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V								

**Note 2** This parameter is ensured by characterization.

Note 10 Code range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, codes 100 to 4000.

DC Characteristics	Standard Operating Conditions (unless otherwise specified):  Operating Temperature: $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (Extended)  Unless otherwise noted, all parameters apply across these specified operating ranges: $V_{\text{DD}} = +2.7\text{V}$ to 5.5V, $V_{\text{REF}} = +2.048\text{V}$ to $V_{\text{DD}}$ , $V_{\text{SS}} = 0\text{V}$ $Gx = '0'$ , $R_{\text{L}} = 5 \text{ k}\Omega$ from $V_{\text{OUT}}$ to GND, $C_{\text{L}} = 100 \text{ pF}$ Typical specifications represent values for $V_{\text{DD}} = 5.5\text{V}$ , $T_{\text{A}} = +25^{\circ}\text{C}$ .										
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
-3 dB Bandwidth (see B.16 "-3 dB	BW	_	200	_	kHz	V <sub>REF</sub> = 2.048V ± 0.1V VRxB:VRxA = '10', Gx = '0'					
Bandwidth")		_	100	_	kHz	V <sub>REF</sub> = 2.048V ± 0.1V VRxB:VRxA = '10', Gx = '1'					
Output Amplifier											
Minimum Output Voltage	V <sub>OUT(MIN)</sub>	_	0.01	_	V	$\begin{array}{l} 1.8V \leq V_{DD} < 5.5V \\ Output \ Amplifier's \ minimum \ drive \end{array}$					
Maximum Output Voltage	V <sub>OUT(MAX)</sub>	1	V <sub>DD</sub> – 0.04	_	V	$ \begin{array}{l} 1.8V \leq V_{DD} < 5.5V \\ Output \ Amplifier's \ maximum \ drive \end{array} $					
Phase Margin	PM		66		Degree (°)	C <sub>L</sub> = 400 pF R <sub>L</sub> = ∞					
Slew Rate (9)	SR	_	0.44	_	V/µs	$R_L = 5 \text{ k}\Omega$					
Short-Circuit Current	I <sub>SC</sub>	3	9	14	mA	DAC code = Full Scale					
Internal Band Gap											
Band Gap Voltage	$V_{BG}$	1.18	1.22	1.26	V						
Band Gap Voltage Temperature Coefficient	V <sub>BGTC</sub>	_	15	_	ppm/°C						
Operating Range		2.0	_	5.5	V	V <sub>REF</sub> pin voltage stable					
(V <sub>DD</sub> )		2.2	_	5.5	V	V <sub>OUT</sub> output linear					
External Reference (V											
Input Range (1)	$V_{REF}$	$V_{SS}$	_	$V_{DD} - 0.04$	V	VRxB:VRxA = '11' (Buffered mode)					
		$V_{SS}$	—	$V_{DD}$	V	VRxB:VRxA = '10' (Unbuffered mode)					
Input Capacitance	C <sub>REF</sub>	_	1	_	pF	VRxB:VRxA = '10' (Unbuffered mode)					
Total Harmonic Distortion (1)	THD	_	-64	_	dB	V <sub>REF</sub> = 2.048V ± 0.1V VRxB:VRxA = '10', Gx = '0' Frequency = 1 kHz					
Dynamic Performance	e	1	1			-					
Major Code Transition Glitch (see B.14 "Major-Code Transition Glitch")		_	45	_	nV-s	1 LSb change around major carry (7FFh to 800h)					
Digital Feedthrough (see B.15 "Digital Feed-through")		_	<10	_	nV-s						

Note 1 This parameter is ensured by design.

Note 9 Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).

DC Characteristics	Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended) Unless otherwise noted, all parameters apply across these specified operating ranges: $V_{DD} = +2.7 \text{V}$ to 5.5V, $V_{REF} = +2.048 \text{V}$ to $V_{DD}$ , $V_{SS} = 0 \text{V}$ Gx = '0', $V_{L} = 5 \text{ k}\Omega$ from $V_{OUT}$ to GND, $V_{L} = 100 \text{ pF}$ Typical specifications represent values for $V_{DD} = 5.5 \text{V}$ , $V_{L} = +25 \text{C}$ .										
Parameters	Sym.	Sym. Min. Typ. Max. Units Conditions									
Digital Inputs/Outputs (CS, SCK, SDI, SDO, LATO/HVC)											
Schmitt Trigger	$V_{IH}$	0.45 V <sub>DD</sub>	_	_	V	$2.7V \le V_{DD} \le 5.5V$					
High-Input Threshold		0.5 V <sub>DD</sub>	_	_	V	$1.8V \le V_{DD} \le 2.7V$					
Schmitt Trigger Low-Input Threshold	$V_{IL}$	_	_	0.2 V <sub>DD</sub>	V						
Hysteresis of Schmitt Trigger Inputs	V <sub>HYS</sub>	_	0.1 V <sub>DD</sub>	_	V						
Output Low Voltage	V <sub>OL</sub>	V <sub>SS</sub>	_	$0.3V_{DD}$	V	I <sub>OL</sub> = 5 mA, V <sub>DD</sub> = 5.5V					
	•	V <sub>SS</sub>	_	$0.3V_{DD}$	V	I <sub>OL</sub> = 1 mA, V <sub>DD</sub> = 1.8V					
Output High Voltage	$V_{OH}$	0.7V <sub>DD</sub>	_	$V_{DD}$	>	$I_{OH}$ = -2.5 mA, $V_{DD}$ = 5.5V					
		0.7V <sub>DD</sub>	_	$V_{DD}$	V	I <sub>OH</sub> = -1 mA, V <sub>DD</sub> = 1.8V					
Input Leakage Current	I <sub>IL</sub>	-1	_	1	μΑ	$V_{IN} = V_{DD}$ and $V_{IN} = V_{SS}$					
Pin Capacitance	$C_{IN}, C_{OUT}$	_	10	_	pF	f <sub>C</sub> = 20 MHz					

### **DC CHARACTERISTICS (CONTINUED)**

DC Characteristics	Operating Unless of $V_{DD} = +2$ $Gx = '0'$ ,	d Operating g Temperat herwise not 2.7V to $5.5VR_L = 5 k\Omega topecification$	ure: -40°C ed, all para /, V <sub>REF</sub> = - from V <sub>OUT</sub>	$C \le T_A \le +1$ ameters ap +2.048V to - to GND, 0	25°C (Ext ply across V <sub>DD</sub> , V <sub>SS</sub> C <sub>L</sub> = 100 p	ended) these spo = 0V F	ecified operating ranges:
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions
RAM Value							
Value Range	N	0h	_	FFh	hex	8-bit	
		0h	_	3FFh	hex	10-bit	
		0h	_	FFFh	hex	12-bit	
DAC Register	N	Se	e Table 4	-2	hex	8-bit	
POR/BOR Value		Se	e Table 4	-2	hex	10-bit	
		Se	e Table 4	-2	hex	12-bit	
PDCON Initial		Se	e Table 4	-2	hex		
Factory Setting							
EEPROM							
Endurance	EN <sub>EE</sub>	_	1M	_	Cycles	Note 1,	
Data Retention	DR <sub>EE</sub>		200	_	Years	At +25°	C (1), (2)
EEPROM Range	N	0h	1	FFh	hex	8-bit	DACx Register(s)
		0h	1	3FFh	hex	10-bit	DACx Register(s)
		0h	1	FFFh	hex	12-bit	DACx Register(s)
Initial Factory Setting	N	Se	e Table 4	-2			
EEPROM Programming	t <sub>WC</sub>	_	11	16	ms	$V_{DD} = +$	-1.8V to 5.5V
Write Cycle Time							
Power Requirements							
Power Supply Sensitivity	PSS	_	0.002	0.005	%/%	8-bit	Code = 7Fh
(B.17 "Power-Supply		_	0.002	0.005	%/%	10-bit	Code = 1FFh
Sensitivity (PSS)")			0.002	0.005	%/%	12-bit	Code = 7FFh

Note 1 This parameter is ensured by design.

Note 2 This parameter is ensured by characterization.

#### DC Notes:

- 1. This parameter is ensured by design.
- 2. This parameter is ensured by characterization.
- 3. POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay.
- 4. Supply current is independent of current through the resistor ladder in mode VRxB:VRxA = '10'.
- 5. The PDxB:PDxA = '01', '10', and '11' configurations should have the same current.
- 6. By design, this is the worst-case current mode.
- Resistance is defined as the resistance between the V<sub>REF</sub> pin (mode VRxB:VRxA = '10') to V<sub>SS</sub> pin. For dual-channel devices (MCP48FEBX2), this is the effective resistance of the each resistor ladder. The resistance measurement is of the two resistor ladders measured in parallel.
- 8. This gain error does not include offset error.
- 9. Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).
- 10. Code range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, codes 100 to 4000.
- 11. Variation of one output voltage to mean output voltage.

### 1.1 Reset, Power-Down, and SPI Mode Timing Waveforms and Requirements




FIGURE 1-1: Power-on and Brown-out Reset Waveforms.




FIGURE 1-2: SPI Power-Down Command Waveforms.

TABLE 1-1: RESET AND POWER-DOWN TIMING

Timing Characteristics	3	Opera Unles V <sub>DD</sub> = R <sub>L</sub> =	ating T s other = +1.8\ 5 kΩ fr	emperatives of the two sections of the twide two sections of the two sections of the two sections of the t	ature: -4 oted, all 5V, V <sub>SS</sub> <sub>UT</sub> to V	ditions (unless otherwise specified): $10^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended) parameters apply across these specified operating ranges: $= 0\text{V}$ $_{\text{SS}}$ , $C_{\text{L}} = 100 \text{ pF}$ esent values for $V_{\text{DD}} = 5.5\text{V}$ , $T_{\text{A}} = +25^{\circ}\text{C}$ .
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Power-on Reset Delay	t <sub>PORD</sub>	_	60	_	μs	
Brown-out Reset Delay	t <sub>BORD</sub>	_	45		μs	$V_{DD}$ transitions from $V_{DD(MIN)} \rightarrow V_{POR}$ $V_{OUT}$ driven to $V_{OUT}$ disabled
Power-Down Output Disable Time Delay	T <sub>PDD</sub>	_	10.5	_	μs	PDxB:PDxA = '11', '10', or '01' \rightarrow "00" started from falling edge of the SCK at the end of the 24th clock cycle. Volatile DAC Register = FFh, V <sub>OUT</sub> = 10 mV. V <sub>OUT</sub> not connected.
Power-Down Output Enable Time Delay	T <sub>PDE</sub>	_	1		μs	PDxB:PDxA = "00" $\rightarrow$ '11', '10', or '01' started from falling edge of the SCK at the end of the 24th clock cycle. $V_{OUT} = V_{OUT} - 10$ mV. $V_{OUT}$ not connected.




FIGURE 1-3: V<sub>OUT</sub> Settling Time Waveform.

TABLE 1-2: V<sub>OUT</sub> SETTLING TIMING

Timing Characteristi	Standard Operating Conditions (unless otherwise specified): Operating Temperature: -40°C $\leq$ T <sub>A</sub> $\leq$ +125°C (Extended) Unless otherwise noted, all parameters apply across these specified operating ranges: V <sub>DD</sub> = +1.8V to 5.5V, V <sub>SS</sub> = 0V R <sub>L</sub> = 5 k $\Omega$ from V <sub>OUT</sub> to V <sub>SS</sub> , C <sub>L</sub> = 100 pF Typical specifications represent values for V <sub>DD</sub> = 5.5V, T <sub>A</sub> = +25°C.							
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions	
V <sub>OUT</sub> Settling Time	t <sub>S</sub>	_	7.8	_	μs	8-bit	Code = $40h \rightarrow C0h$ ; $C0h \rightarrow 40h$ (3)	
(±0.5LSb error band,		_	7.8	_	μs	10-bit	Code = $100h \rightarrow 300h$ ; $300h \rightarrow 100h$ <sup>(3)</sup>	
C <sub>L</sub> = 100 pF) (see <b>B.13</b> "Settling Time")		_	7.8	_	μs	12-bit	Code = 400h → C00h; C00h → 400h (3)	

Note 3 Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).




FIGURE 1-4: SPI Timing (Mode = 11) Waveforms.




FIGURE 1-5: SPI Timing (Mode = 00) Waveforms.

TABLE 1-3: SPI REQUIREMENTS (MODE = 11)

SPI AC Characteristics			Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage range is described in DC Characteristics.							
Param. No.	Symbol		Characteristic	Min.	Max.	Units	Conditions			
	F <sub>SCK</sub>	SCK input free	uency	_	10	MHz	V <sub>DD</sub> = 2.7V to 5.5V (Read Command)			
				_	20	MHz	V <sub>DD</sub> = 2.7V to 5.5V (All Other Commands)			
				_	1	MHz	$V_{DD}$ = 1.8V to 2.7V			
70	TcsA2scH	CS Active (V <sub>IL</sub>	) to command's 1st SCK↑ input	60	_	ns				
71	TscH	SCK input high	n time	20	_	ns	$V_{DD} = 2.7V \text{ to } 5.5V$			
				400	_	ns	$V_{DD} = 1.8V \text{ to } 2.7V$			
72	TscL	SCK input low	time	20	_	ns	$V_{DD} = 2.7V \text{ to } 5.5V$			
				400	_	ns	$V_{DD}$ = 1.8V to 2.7V			
73	TdiV2scH	Setup time of	SDI input to SCK↑ edge	10	_	ns				
74	TscH2diL	Hold time of S	DI input from SCK↑ edge	20	_	ns				
77	TcsH2DoZ	CS Inactive (V	IH) to SDO output hi-impedance	_	50	ns	Note 1			
80	TscL2doV	SDO data outp	out valid after SCK↓ edge	_	45	ns	$V_{DD} = 2.7V \text{ to } 5.5V$			
					170	ns	$V_{DD}$ = 1.8V to 2.7V			
83	TscH2csL	CS Inactive (V	′ <sub>IH</sub> ) after SCK↑ edge	100	_	ns	$V_{DD} = 2.7V \text{ to } 5.5V$			
				1		μs	$V_{DD} = 1.8V \text{ to } 2.7V$			
84	TcsH	CS high time (	V <sub>IH</sub> )	50	_	ns				
94	T <sub>LATSU</sub>	LAT ↓ to SCK′	(write data 24th bit) setup time	20	_	ns	Write Data transferred (4)			
96	T <sub>LAT</sub>	LAT high or lov	w time	20	_	ns				
97	T <sub>HVCSU</sub>	HVC ↑ to SCK (HVC setup tir	(↓ (1st data bit) ne)	0	_	ns	High-Voltage Commands <sup>(1)</sup>			
98	T <sub>HVCHD</sub>	SCK ↑ (last bit to HVC ↓ (HV	t of command (8th or 24th bit))	25	_	ns	High-Voltage Commands <sup>(1)</sup>			

Note 1 This parameter is ensured by design.

Note 4 The transition of the LAT signal must occur 10 ns before the rising edge of the 24th SCK signal (Spec 94) or the current register data value may not be transferred to the output latch (VOUT) before the register is overwritten with the new value.

TABLE 1-4: SPI REQUIREMENTS (MODE = 00)

SPI AC Characteristics			Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended) Operating Voltage range is described in DC Characteristics.						
Param. No.	Sym.	Ch	aracteristic	Min.	Max.	Units	Conditions		
	F <sub>SCK</sub>	SCK input frequen	су	_	10	MHz	V <sub>DD</sub> = 2.7V to 5.5V (Read Command)		
				_	20	MHz	V <sub>DD</sub> = 2.7V to 5.5V (All Other Commands)		
				_	1	MHz	$V_{DD}$ = 1.8V to 2.7V		
70	TcsA2scH	CS Active (V <sub>IL</sub> ) to	SCK↑ input	60	_	ns			
71	TscH	SCK input high tim	ne	20	_	ns	$V_{DD} = 2.7V \text{ to } 5.5V$		
				400	_	ns	$V_{DD} = 1.8V \text{ to } 2.7V$		
72	TscL	SCK input low time	Э	20	_	ns	$V_{DD}$ = 2.7V to 5.5V		
				400	_	ns	$V_{DD}$ = 1.8V to 2.7V		
73	TDIV2scH	Setup time of SDI	input to SCK <sup>↑</sup> edge	10	_	ns			
74	TscH2DIL	Hold time of SDI in	nput from SCK↑ edge	20	_	ns			
77	TcsH2DoZ	CS Inactive (V <sub>IH</sub> ) to	o SDO output hi-impedance	_	50	ns	Note 1		
80	TscL2DOV	SDO data output v	alid after SCK↓ edge	_	45	ns	$V_{DD} = 2.7V \text{ to } 5.5V$		
				_	170	ns	$V_{DD}$ = 1.8V to 2.7V		
82	TssL2doV	SDO data output v	alid after	_	70	ns			
83	TscH2csL	CS Inactive (V <sub>IH</sub> ) a	after SCK↓ edge	100	_	ns	V <sub>DD</sub> = 2.7V to 5.5V		
				1		μs	$V_{DD} = 1.8V \text{ to } 2.7V$		
84	TcsH	CS high time (V <sub>IH</sub> )		50	_	ns			
94	T <sub>LATSU</sub>	LAT ↓ to SCK↑ (w	rite data 24th bit) setup time	10	_	ns	Write Data transferred (4)		
96	T <sub>LAT</sub>	LAT high or low tin	ne	50	_	ns			
97	T <sub>HVCSU</sub>	HVC ↑ to SCK ↑ ( (HVC setup time)	0	_	ns	High-Voltage Commands <sup>(1)</sup>			
98	T <sub>HVCHD</sub>	SCK ↓ (last bit of c HVC ↓ (HVC hold	ommand (8th or 24th bit)) to time)	25	_	ns	High-Voltage Commands <sup>(1)</sup>		

Note 1 This parameter is ensured by design.

Note 4 The transition of the LAT signal must occur 10 ns before the rising edge of the 24th SCK signal (Spec 94) or the current register data value may not be transferred to the output latch (VOUT) before the register is overwritten with the new value.

### **Timing Table Notes:**

- 1. This parameter is ensured by design.
- 2. This parameter ensured by characterization.
- 3. Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).
- 4. The transition of the LAT signal must occur 10 ns before the rising edge of the 24th SCK signal (Spec 94) or the current register data value may not be transferred to the output latch (V<sub>OUT</sub>) before the register is overwritten with the new value.

### **Temperature Specifications**

Electrical Specifications: Unless other	erwise indica	ated, $\overline{V_{DD}}$	= +2.7V to	o +5.5V, \	√ <sub>SS</sub> = G	ND.
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Specified Temperature Range	T <sub>A</sub>	-40	_	+125	°C	
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	Note 1
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C	
Thermal Package Resistances						
Thermal Resistance, 10LD-MSOP	$\theta_{JA}$	_	202	_	°C/W	

**Note 1:** The MCP48FEBXX devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause T<sub>J</sub> to exceed the Maximum Junction Temperature of +150°C.

### 2.0 TYPICAL PERFORMANCE CURVES

Note:

The device Performance Curves are available in a separate document. This is done to keep the file size of this PDF document less than the 10 MB file attachment limit of many mail servers.

The MCP48FXBXX Performance Curves document is literature number **DS20005440**, and can be found on the Microchip website. Look on the MCP48FEBXX product page under "Documentation and Software", in the Data Sheets category.