imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Міскоснір МСР4902/4912/4922

8/10/12-Bit Dual Voltage Output Digital-to-Analog Converter with SPI Interface

Features

- MCP4902: Dual 8-Bit Voltage Output DAC
- MCP4912: Dual 10-Bit Voltage Output DAC
- MCP4922: Dual 12-Bit Voltage Output DAC
- Rail-to-Rail Output
- · SPI Interface with 20 MHz Clock Support
- Simultaneous Latching of the Dual DACs with LDAC pin
- Fast Settling Time of 4.5 µs
- · Selectable Unity or 2x Gain Output
- External Voltage Reference Inputs
- External Multiplier Mode
- 2.7V to 5.5V Single-Supply Operation
- Extended Temperature Range: -40°C to +125°C

Applications

- Set Point or Offset Trimming
- Precision Selectable Voltage Reference
- Motor Control Feedback Loop
- · Digitally-Controlled Multiplier/Divider
- · Calibration of Optical Communication Devices

P/N	DAC Resolution	No. of ChannelS	Voltage Reference (V _{REF})
MCP4801	8	1	
MCP4811	10	1	Internel
MCP4821	12	(2.048V)	
MCP4802	8	2	(2.0400)
MCP4812	10	2	
MCP4822	12	2	
MCP4901	8	1	
MCP4911	10	1	
MCP4921	12	1	External
MCP4902	8	2	
MCP4912	10	2	
MCP4922	12	2	

Related Products⁽¹⁾

Note 1: The products listed here have similar AC/ DC performances.

Description

The MCP4902/4912/4922 devices are dual 8-bit, 10-bit, and 12-bit buffered voltage output Digital-to-Analog Converters (DACs), respectively. The devices operate from a single 2.7V to 5.5V supply with SPI compatible Serial Peripheral Interface. The user can configure the full-scale range of the device to be V_{REF} or 2 * V_{REF} by setting the Gain Selection Option bit (gain of 1 of 2).

The user can shut down both DAC channels by using SHDN pin or shut down the DAC channel individually by setting the Configuration register bits. In Shutdown mode, most of the internal circuits in the shutdown channel are turned off for power savings and the output amplifier is configured to present a known high resistance output load (500 k Ω , typical).

The devices include double-buffered registers, allowing synchronous updates of two DAC outputs, using the LDAC pin. These devices also incorporate a Power-on Reset (POR) circuit to ensure reliable powerup.

The devices utilize a resistive string architecture, with its inherent advantages of low DNL error and fast settling time. These devices are specified over the extended temperature range (+125°C).

The devices provide high accuracy and low noise performance for consumer and industrial applications where calibration or compensation of signals (such as temperature, pressure and humidity) are required.

The MCP4902/4912/4922 devices are available in the PDIP, SOIC and TSSOP packages.

Package Types



MCP4902/4912/4922

Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

V _{DD}	δV
All inputs and outputs w.r.t $\dots V_{SS}$ –0.3V to V _{DD} +0.3	V
Current at Input Pins±2 m	۱A
Current at Supply Pins±50 m	۱A
Current at Output Pins±25 m	۱A
Storage temperature65°C to +150°	°C
Ambient temp. with power applied55°C to +125°	°C
ESD protection on all pins $\ge 4 \text{ kV}$ (HBM), $\ge 400 \text{V}$ (MM	N)
Maximum Junction Temperature (T _J)+150°	°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Output Buffer Gain (G) = 2x, $R_L = 5 \text{ k}\Omega$ to GND, $C_L = 100 \text{ pF } T_A = -40 \text{ to } +85^{\circ}\text{C}$. Typical values are at +25°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions					
Power Requirements											
Operating Voltage	V _{DD}	2.7	_	5.5	V						
Operating Current	I _{DD}	_	350	700	μA	$V_{DD} = 5V$					
		_	250	500	μA	V_{DD} = 3V V_{REF} input is unbuffered, all digital inputs are grounded, all analog outputs (V _{OUT}) are unloaded. Code = 000h.					
Hardware Shutdown Current	I _{SHDN}	—	0.3	2	μA	Power-on Reset circuit is turned off					
Software Shutdown Current	I _{SHDN_SW}		3.3	6	μA	Power-on Reset circuit stays on					
Power-on-Reset Threshold VPOR		_	2.0	—	V						
DC Accuracy											
MCP4902											
Resolution	n	8	-	—	Bits						
INL Error	INL	-1	±0.125	1	LSb						
DNL	DNL	-0.5	±0.1	+0.5	LSb	Note 1					
MCP4912											
Resolution	n	10		—	Bits						
INL Error	INL	-3.5	±0.5	3.5	LSb						
DNL	DNL	-0.5	±0.1	+0.5	LSb	Note 1					
MCP4922											
Resolution	n	12		—	Bits						
INL Error	INL	-12	±2	12	LSb						
DNL	DNL	-0.75	±0.2	+0.75	LSb	Note 1					
Offset Error	V _{OS}	—	±0.02	1	% of FSR	Code = 0x000h					

Note 1: Guaranteed monotonic by design over all codes.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, V_{DD} = 5V, V_{SS} = 0V, V_{REF} = 2.048V, Output Buffer Gain (G) = 2x, R_L = 5 k Ω to GND, C_L = 100 pF T_A = -40 to +85°C. Typical values are at +25°C.

	Sym	Min	Typ	Max	Unite	Conditions
Falalleters	Sym	IVIIII	тур	IVIAX	Units	Conditions
Offset Error Temperature	V _{OS} /°C	—	0.16	—	ppm/°C	-45°C to 25°C
Coefficient		—	-0.44	—	ppm/°C	+25°C to 85°C
Gain Error	ЯЕ	_	-0.10	1	% of FSR	Code = 0xFFFh, not including off- set error
Gain Error Temperature Coefficient	∆G/°C	_	-3	—	ppm/°C	
Input Amplifier (V _{REF} Input)						
Input Range – Buffered Mode	V _{REF}	0.040	—	V _{DD} - 0.040	V	Note 2 Code = 2048
Input Range – Unbuffered Mode	V _{REF}	0	_	V _{DD}	V	V _{REF} = 0.2V p-p, f = 100 Hz and 1 kHz
Input Impedance	R _{VREF}		165		kΩ	Unbuffered Mode
Input Capacitance – Unbuffered Mode	C _{VREF}	—	7		pF	
Multiplier Mode -3 dB Bandwidth	f _{VREF}	—	450		kHz	V _{REF} = 2.5V ±0.2Vp-p, Unbuffered, G = 1x
	f _{VREF}	_	400		kHz	V _{REF} = 2.5V ±0.2 Vp-p, Unbuffered, G = 2x
Multiplier Mode – Total Harmonic Distortion	THD _{VREF}	_	-73		dB	V _{REF} = 2.5V ±0.2Vp-p, Frequency = 1 kHz
Output Amplifier						
Output Swing	V _{OUT}	_	0.01 to V _{DD} -0.04	—	V	Accuracy is better than 1 LSb for V_{OUT} = 10 mV to (V_{DD} – 40 mV)
Phase Margin	θm		66	—	degrees	
Slew Rate	SR		0.55		V/µs	
Short Circuit Current	I _{SC}	_	15	24	mA	
Settling Time	t _{settling}	—	4.5	_	μs	Within 1/2 LSb of final value from 1/4 to 3/4 full-scale range
Dynamic Performance (Note	e 2)			•		•
DAC-to-DAC Crosstalk			10	—	nV-s	
Major Code Transition Glitch		—	45	_	nV-s	1 LSb change around major carry (01111111 to 10000000)
Digital Feedthrough			10	_	nV-s	
Analog Crosstalk		_	10		nV-s	

Note 1: Guaranteed monotonic by design over all codes.

ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Output Buffer Gain (G) = 2x, $R_L = 5 k\Omega$ to GND, $C_L = 100 \text{ pF}$. Typical values are at +125°C by characterization or simulation.

		,				
Parameters	Sym	Min	Тур	Max	Units	Conditions
Power Requirements						
Operating Voltage	V _{DD}	2.7	—	5.5	V	
Operating Current	I _{DD}	_	400	—	μA	V _{REF} input is unbuffered, all digi- tal inputs are grounded, all analog outputs (VOUT) are unloaded. Code=000h
Hardware Shutdown Current	I _{SHDN}		1.5	_	μA	POR circuit is turned-off
Software Shutdown Current	I _{SHDN_SW}	_	5	—	μA	POR circuit stays turned-on
Power-On Reset threshold	V _{POR}		1.85	_	V	
DC Accuracy						
MCP4902						
Resolution	n	8	—		Bits	
INL Error	INL		±0.25		LSb	
DNL	DNL		±0.2		LSb	Note 1
MCP4912						
Resolution	n	10	—	—	Bits	
INL Error	INL		±1		LSb	
DNL	DNL		±0.2		LSb	Note 1
MCP4922						
Resolution	n	12	—		Bits	
INL Error	INL		±4		LSb	
DNL	DNL		±0.25		LSb	Note 1
Offset Error	V _{OS}	_	±0.02		% of FSR	Code 0x000h
Offset Error Temperature Coefficient	V _{OS} /°C	—	-5	_	ppm/°C	+25°C to +125°C
Gain Error	9 _E	_	-0.10	_	% of FSR	Code = 0xFFFh, not including off- set error
Gain Error Temperature Coefficient	∆G/°C		-3	_	ppm/°C	
Input Amplifier (V _{REF} Input	t)					
Input Range – Buffered Mode	V _{REF}	_	0.040 to V _{DD} – 0.040		V	Note 1 Code = 2048, V _{REF} = 0.2V p-p, f = 100 Hz and 1 kHz
Input Range – Unbuffered Mode	V _{REF}	0	_	V _{DD}	V	
Input Impedance	R _{VREF}	_	174	_	kΩ	Unbuffered mode
Input Capacitance – Unbuffered Mode	C _{VREF}	_	7		pF	

Note 1: Guaranteed monotonic by design over all codes.

ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE (CONTINUED)

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Output Buffer Gain (G) = 2x, $R_L = 5 k\Omega$ to GND, $C_L = 100 \text{ pF}$. Typical values are at +125°C by characterization or simulation.

Parameters	Sym	Min	Тур	Мах	Units	Conditions					
Multiplying Mode -3 dB Bandwidth	f _{VREF}		450		kHz	V_{REF} = 2.5V ±0.1 Vp-p, Unbuffered, G = 1x					
	f _{VREF}	_	400	_	kHz	V_{REF} = 2.5V ±0.1 Vp-p, Unbuffered, G = 2x					
Multiplying Mode – Total Harmonic Distortion	THD _{VREF}		—	_	dB	V _{REF} = 2.5V ±0.1Vp-p, Frequency = 1 kHz					
Output Amplifier											
Output Swing	V _{OUT}		0.01 to V _{DD} – 0.04	—	V	Accuracy is better than 1 LSb for V_{OUT} = 10 mV to (V_{DD} – 40 mV)					
Phase Margin	θm	_	66	—	degrees						
Slew Rate	SR	_	0.55	_	V/µs						
Short Circuit Current	I _{SC}	_	17	—	mA						
Settling Time	t _{settling}	-	4.5	—	μs	Within 1/2 LSb of final value from 1/4 to 3/4 full-scale range					
Dynamic Performance (No	ote 2)										
DAC to DAC Crosstalk		_	10	—	nV-s						
Major Code Transition Glitch			45	_	nV-s	1 LSb change around major carry (01111111 to 10000000)					
Digital Feedthrough		—	10	—	nV-s						
Analog Crosstalk		_	10	_	nV-s						

Note 1: Guaranteed monotonic by design over all codes.

AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)

Electrical Specifications: Unless otherwise indicated, V_{DD} = 2.7V – 5.5V, T_A = -40 to +125°C. Typical values are at +25°C.

Typical values are at +25°C.						
Parameters	Sym	Min	Тур	Мах	Units	Conditions
Schmitt Trigger High-Level Input Voltage (All digital input pins)	V _{IH}	0.7 V _{DD}		—	V	
Schmitt Trigger Low-Level Input Voltage (All digital input pins)	V _{IL}	—	_	0.2 V _{DD}	V	
Hysteresis of Schmitt Trigger Inputs	V _{HYS}	_	0.05 V _{DD}	—	V	
Input Leakage Current	I _{LEAKAGE}	-1		1	μA	$\overline{SHDN} = \overline{LDAC} = \overline{CS} = SDI = SCK + V_{REF} = V_{DD} \text{ or } V_{SS}$
Digital Pin Capacitance (All inputs/outputs)	C _{IN} , C _{OUT}		10	_	pF	V _{DD} = 5.0V, T _A = +25°C, f _{CLK} = 1 MHz (Note 1)
Clock Frequency	F _{CLK}	—	_	20	MHz	T _A = +25°C (Note 1)
Clock High Time	t _{HI}	15	_	—	ns	Note 1
Clock Low Time	t _{LO}	15	_	—	ns	Note 1
CS Fall to First Rising CLK Edge	t _{CSSR}	40		—	ns	Applies only when \overline{CS} falls with CLK high. (Note 1)
Data Input Setup Time	t _{SU}	15		—	ns	Note 1
Data Input Hold Time	t _{HD}	10	_	—	ns	Note 1
SCK Rise to \overline{CS} Rise Hold Time	t _{CHS}	15		—	ns	Note 1
CS High Time	t _{CSH}	15		—	ns	Note 1
LDAC Pulse Width	t _{LD}	100		_	ns	Note 1
LDAC Setup Time	t _{LS}	40			ns	Note 1
SCK Idle Time before CS Fall	t _{IDLE}	40	_	_	ns	Note 1





TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +2.7V to +5.5V, V_{SS} = GND.												
Parameters	Sym	Min	Тур	Max	Units	Conditions						
Temperature Ranges												
Specified Temperature Range	T _A	-40	_	+125	°C							
Operating Temperature Range	T _A	-40	_	+125	°C	Note 1						
Storage Temperature Range	T _A	-65		+150	°C							
Thermal Package Resistances												
Thermal Resistance, 14L-PDIP	θ_{JA}	_	70	_	°C/W							
Thermal Resistance, 14L-SOIC	θ_{JA}		120		°C/W							
Thermal Resistance, 14L-TSSOP	θ_{JA}		100		°C/W							

Note 1: The MCP4902/4912/4922 devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause T_J to exceed the maximum junction temperature of 150°C.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2x, $R_L = 5 \text{ k}\Omega$, $C_L = 100 \text{ pF}$.



FIGURE 2-1:

DNL vs. Code (MCP4922).



FIGURE 2-2: DNL vs. Code and Temperature (MCP4922).



FIGURE 2-3: DNL vs. Code and V_{REF} Gain = 1 (MCP4922).



FIGURE 2-4: Absolute DNL vs. Temperature (MCP4922).



FIGURE 2-5: Absolute DNL vs. Voltage Reference (MCP4922).



FIGURE 2-6: INL vs. Code and Temperature (MCP4922).

MCP4902/4912/4922

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2x, $R_L = 5 \text{ k}\Omega$, $C_L = 100 \text{ pF}$.



FIGURE 2-7: Absolute INL vs. Temperature (MCP4922).



FIGURE 2-8: Absolute INL vs. V_{REF} (MCP4922).



FIGURE 2-9: (MCP4922).

INL vs. Code and V_{REF}



FIGURE 2-10: INL vs. Code (MCP4922).



FIGURE 2-11: DNL vs. Code and Temperature (MCP4912).



FIGURE 2-12: INL vs. Code and Temperature (MCP4912).

MCP4902/4912/4922

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V, V_{REF} = 2.048V, Gain = 2x, R_L = 5 k Ω , C_L = 100 pF.







FIGURE 2-14: INL vs. Code and Temperature (MCP4902).



FIGURE 2-15: I_{DD} vs. Temperature and V_{DD} .



FIGURE 2-16: I_{DD} Histogram (V_{DD} = 2.7V).



FIGURE 2-17: I_{DD} Histogram (V_{DD} = 5.0V).

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V, V_{REF} = 2.048V, Gain = 2x, R_L = 5 k Ω , C_L = 100 pF.



FIGURE 2-18: Hardware Shutdown Current vs. Ambient Temperature and V_{DD}.



FIGURE 2-19: Software Shutdown Current vs. Ambient Temperature and V_{DD}.



FIGURE 2-20: Offset Error vs. Ambient Temperature and V_{DD}.



FIGURE 2-21: Gain Error vs. Ambient Temperature and V_{DD}.



FIGURE 2-22: V_{IN} High Threshold vs Ambient Temperature and V_{DD} .



FIGURE 2-23: V_{IN} Low Threshold vs Ambient Temperature and V_{DD}.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V, V_{REF} = 2.048V, Gain = 2x, R_L = 5 k Ω , C_L = 100 pF.



FIGURE 2-24: Input Hysteresis vs. Ambient Temperature and V_{DD}.



FIGURE 2-25: V_{REF} Input Impedance vs. Ambient Temperature and V_{DD} .



FIGURE 2-26: V_{OUT} High Limit vs. Ambient Temperature and V_{DD} .



FIGURE 2-27: V_{OUT} Low Limit vs. Ambient Temperature and V_{DD} .



FIGURE 2-28: I_{OUT} High Short vs. Ambient Temperature and V_{DD} .



FIGURE 2-29: I_{OUT} vs V_{OUT} . Gain = 1x.

MCP4902/4912/4922

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2x, $R_L = 5 \text{ k}\Omega$, $C_L = 100 \text{ pF}$.







FIGURE 2-31:

V_{OUT} Fall Time.









FIGURE 2-34: V_{OUT} Rise Time Exit Shutdown.



FIGURE 2-35: PSRR vs. Frequency.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 5V, V_{SS} = 0V, V_{REF} = 2.50V, Gain = 2x, R_L = 5 k Ω , C_L = 100 pF.



FIGURE 2-36: Multiplier Mode Bandwidth.





FIGURE 2-37: -3 db Bandwidth vs. Worst Codes.



FIGURE 2-38: Phase Shift.

NOTES:

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

Pin No.	Symbol	Function
1	V _{DD}	Supply Voltage Input (2.7V to 5.5V)
2	NC	No Connection
3	CS	Chip Select Input
4	SCK	Serial Clock Input
5	SDI	Serial Data Input
6	NC	No Connection
7	NC	No Connection
8	LDAC	Synchronization Input. This pin is used to transfer DAC settings (Input Registers) to the output registers (V_{OUT})
9	SHDN	Hardware Shutdown Input
10	V _{OUTB}	DAC _B Output
11	V _{REFB}	DAC _B Reference Voltage Input (V _{SS} to V _{DD})
12	V _{SS}	Ground reference point for all circuitry on the device
13	V _{REFA}	DAC_A Reference Voltage Input (V _{SS} to V _{DD})
14	V _{OUTA}	DAC _A Output

TABLE 3-1: PIN FUNCTION TABLE

3.1 Supply Voltage Pins (V_{DD}, V_{SS})

 V_{DD} is the positive supply voltage input pin. The input supply voltage is relative to V_{SS} and can range from 2.7V to 5.5V. The power supply at the V_{DD} pin should be as clean as possible for a good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1 µF (ceramic) to ground. An additional 10 µF capacitor (tantalum) in parallel is also recommended to further attenuate high frequency noise present in application boards.

 $V_{\rm SS}$ is the analog ground pin and the current return path of the device. The user must connect the $V_{\rm SS}$ pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application Printed Circuit Board (PCB), it is highly recommended that the $V_{\rm SS}$ pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

3.2 Chip Select (CS)

CS is the Chip Select input, which requires an active low signal to enable serial clock and data functions.

3.3 Serial Clock Input (SCK)

SCK is the SPI compatible serial clock input pin.

3.4 Serial Data Input (SDI)

SDI is the SPI compatible serial data input pin.

3.5 Latch DAC Input (LDAC)

 $\overline{\text{LDAC}}$ (latch DAC synchronization input) pin is used to transfer the input latch registers to their corresponding DAC registers (output latches, V_{OUT}). When this pin is low, both V_{OUTA} and V_{OUTB} are updated at the same time with their input register contents. This pin can be tied to low (V_{SS}) if the V_{OUT} update is desired at the rising edge of the $\overline{\text{CS}}$ pin. This pin can be driven by an external control device such as an MCU I/O pin.

3.6 Hardware Shutdown Input (SHDN)

SHDN is the hardware shutdown input pin. When this pin is low, both DAC channels are shut down. DAC output is not available during the shutdown.

3.7 Analog Outputs (V_{OUTA}, V_{OUTB})

 V_{OUTA} is the DAC A output pin, and V_{OUTB} is the DAC B output pin. Each output has its own output amplifier. The DAC output amplifier of each channel can drive the output pin with a range of V_{SS} to V_{DD} .

3.8 Voltage Reference Inputs (V_{REFA}, V_{REFB})

 V_{REFA} is the voltage reference input for DAC channel A, and V_{REFB} is the reference input for DAC channel B. The reference on these pins is utilized to set the reference voltage on the string DAC. The input signal can range from V_{SS} to V_{DD} . These pins can be tied to V_{DD} .

NOTES:

4.0 GENERAL OVERVIEW

The MCP4902, MCP4912 and MCP4922 are dual voltage-output 8-bit, 10-bit and 12-bit DAC devices, respectively. These devices include input amplifiers, rail-to-rail output amplifiers, reference buffers for external voltage reference, shutdown and reset-management circuitry. The devices use an SPI serial communication interface and operate with a single supply voltage from 2.7V to 5.5V.

The DAC input coding of these devices is straight binary. Equation 4-1 shows the DAC analog output voltage calculation.

EQUATION 4-1: ANALOG OUTPUT

Where	:	$V_{OUT} = \frac{(V_{REF} \times D_n)}{2^n} G$
V_{REF}	=	External voltage reference
D_n	=	DAC input code
G	=	Gain Selection
	=	2 for < <u>GA</u> > bit = 0
	=	1 for <ga> bit = 1</ga>
n	=	DAC Resolution
	=	8 for MCP4902
	=	10 for MCP4912
	=	12 for MCP4922

The ideal output range of each device is:

• MCP4902 (n = 8)

- (a) 0 V to 255/256 * V_{REF} when gain setting = 1x.
- (b) 0 V to 255/256 * 2 * V_{REF} when gain setting = 2x.

• MCP4912 (n = 10)

- (a) 0 V to 1023/1024 * V_{REF} when gain setting = 1x.
- (b) 0 V to 1023/1024 * 2 * V_{REF} when gain setting = 2x.

• MCP4922 (n = 12)

(a) 0 V to 4095/4096 * V_{REF} when Gain setting = 1x. (b) 0 V to 4095/4096 * 2 * V_{REF} when gain setting = 2x.

Note: See the output swing voltage specification in Section 1.0 "Electrical Characteristics".

1 LSb is the ideal voltage difference between two successive codes. Table 4-1 illustrates the LSb calculation of each device.

TABLE 4-1: LSb OF EACH DEVICE

Device	Gain Selection	LSb Size				
MCP4902	1x	V _{REF} /256				
(n = 8)	2x	(2* V _{REF})/256				
MCP4912	1x	V _{REF} /1024				
(n = 10)	2x	(2* V _{REF})/1024				
MCP4922	1x	V _{REF} /4096				
(n = 12)	2x	(2* V _{REF})/4096				
where V _{REF} is	the external	voltage reference.				

4.1 DC Accuracy

4.1.1 INL ACCURACY

Integral Non-Linearity (INL) error is the maximum deviation between an actual code transition point and its corresponding ideal transition point, after offset and gain errors have been removed. The two end points (from 0x000 and 0xFFF) method is used for the calculation. Figure 4-1 shows the details.

A positive INL error represents transition(s) later than ideal. A negative INL error represents transition(s) earlier than ideal.



FIGURE 4-1: Example for INL Error.

4.1.2 DNL ACCURACY

A Differential Non-Linearity (DNL) error is the measure of variations in code widths from the ideal code width. A DNL error of zero indicates that every code is exactly 1 LSb wide.



FIGURE 4-2: Example for DNL Accuracy.

4.1.3 OFFSET ERROR

An offset error is the deviation from zero voltage output when the digital input code is zero.

4.1.4 GAIN ERROR

A gain error is the deviation from the ideal output, V_{REF} - 1 LSb, excluding the effects of offset error.

4.2 Circuit Descriptions

4.2.1 OUTPUT AMPLIFIERS

The DAC's outputs are buffered with a low-power, precision CMOS amplifier. This amplifier provides low offset voltage and low noise. The output stage enables the device to operate with output voltages close to the power supply rails. Refer to **Section 1.0 "Electrical Characteristics"** for the analog output voltage range and load conditions.

In addition to resistive load driving capability, the amplifier will also drive high capacitive loads without oscillation. The amplifier's strong outputs allow V_{OUT} to be used as a programmable voltage reference in a system.

Selecting a gain of 2 reduces the bandwidth of the amplifier in Multiplying mode. Refer to **Section 1.0 "Electrical Characteristics"** for the Multiplying mode bandwidth for given load conditions.

4.2.1.1 Programmable Gain Block

The rail-to-rail output amplifier has configurable gain, allowing optimal full-scale outputs for different voltage reference inputs. The output amplifier gain has two selections, a gain of $1x (\langle \overline{GA} \rangle = 1)$ or a gain of $2x (\langle \overline{GA} \rangle = 0)$.

The default value is a gain of 2 (\overline{GA} > = 0).

4.2.2 VOLTAGE REFERENCE AMPLIFIERS

The input buffer amplifiers for the MCP4902/4912/4922 devices provide low offset voltage and low noise. A Configuration bit for each DAC allows the V_{REF} input to bypass the V_{REF} input buffer amplifiers, achieving a Buffered or Unbuffered mode. Buffered mode provides a very high input impedance, with only minor limitations on the input range and frequency response. Unbuffered (<BUF> = 0) is the default configuration. Unbuffered mode provides a wide input range (0V to V_{DD}), with a typical input impedance of 165 k Ω with 7 pF.

4.2.3 POWER-ON RESET CIRCUIT

The internal Power-on Reset (POR) circuit monitors the power supply voltage (V_{DD}) during the device operation. The circuit also ensures that the DACs power-up with high output impedance ($\langle SHDN \rangle = 0$, typically 500 k Ω). The devices will continue to have a high-impedance output until a valid write command is performed to either of the DAC registers and the LDAC pin meets the input low threshold.

If the power supply voltage is less than the POR threshold (V_{POR} = 2.0V, typical), the DACs will be held in their Reset state. The DACs will remain in that state until V_{DD} > V_{POR} and a subsequent write command is received.

Figure 4-3 shows a typical power supply transient pulse and the duration required to cause a reset to occur, as well as the relationship between the duration and trip voltage. A 0.1 μ F decoupling capacitor, mounted as close as possible to the V_{DD} pin, can provide additional transient immunity.





4.2.4 SHUTDOWN MODE

The user can shut down each DAC channel selectively by using a software command or shut down all channels by using the SHDN pin. During Shutdown mode, most of the internal circuits in the channel that was shut down are turned off for power savings. The serial interface remains active, thus allowing a write command to bring the device out of the Shutdown mode. There will be no analog output at the channel that was shut down and the V_{OUT} pin is internally switched to a known resistive load (500 k Ω , typical). Figure 4-4 shows the analog output stage during the Shutdown mode.

The condition of the Power-on Reset circuit during the shutdown is as follows:

- a) Turned-off, if the shutdown occurred by the SHDN pin;
- b) On, if the shutdown occurred by the software.

<u>The device will remain in Shutdown mode until the</u> <u>SHDN</u> pin is brought to high or a write command with <u>SHDN</u>> bit = 1 is latched into the device. When a DAC is changed from Shutdown to Active mode, the output settling time takes less than 10 μ s, but more than the standard active mode settling time (4.5 μ s).



FIGURE 4-4: Mode.

Output Stage for Shutdown

NOTES:

5.0 SERIAL INTERFACE

5.1 Overview

The MCP4902/4912/4922 devices are designed to interface directly with the Serial Peripheral Interface (SPI) port, which is available on many microcontrollers and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SDI pin, with data being clocked-in on the rising edge of SCK. The communications are unidirectional, thus the data cannot be read out of the MCP4902/4912/4922. The \overline{CS} pin must be held low for the duration of a write command. The write command consists of 16 bits and is used to configure the DAC's control and data latches. Register 5-1 to Register 5-3 detail the input register that is used to configure and load the DAC_A and DAC_B registers for each device. Figure 5-1 to Figure 5-3 show the write command for each device.

Refer to Figure 1-1 and SPI Timing Specifications Table for detailed input and output timing specifications for both Mode 0,0 and Mode 1,1 operation.

5.2 Write Command

The write command is initiated by driving the \overline{CS} pin low, followed by clocking the four Configuration bits and the 12 data bits into the SDI pin on the rising edge of SCK. The \overline{CS} pin is then raised, causing the data to be latched into the selected DAC's input registers. The MCP4902/4912/4922 utilizes a double-buffered latch structure to allow both DAC_A's and DAC_B's outputs to be synchronized with the LDAC pin, if desired. Upon the LDAC pin achieving a low state, the values held in the DAC's input registers are transferred into the DAC's output registers. The outputs will transition to the value and held in the DAC_X register.

All writes to the MCP4902/4912/4922 are 16-bit words. Any clocks past the 16th clock will be ignored. The Most Significant 4 bits are Configuration bits. The remaining 12 bits are data bits. No data can be transferred into the device with CS high. This transfer will only occur if 16 clocks have been transferred into the device. If the rising edge of CS occurs prior to that, shifting of data into the input registers will be aborted.

W-x	W-x	W-x	W-0	W-x											
Ā/B	BUF	GA	SHDN	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
bit 15															bit 0

REGISTER 5-1: WRITE COMMAND REGISTER FOR MCP4922 (12-BIT DAC)

REGISTER 5-2: WRITE COMMAND REGISTER FOR MCP4912 (10-BIT DAC)

W-x	W-x	W-x	W-0	W-x	W-x	W-x									
Ā/B	BUF	GA	SHDN	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	х	х
bit 15													bit 0		

REGISTER 5-3: WRITE COMMAND REGISTER FOR MCP4902 (8-BIT DAC)

W-x	W-x	W-x	W-0	W-x											
Ā/B	BUF	GA	SHDN	D7	D6	D5	D4	D3	D2	D1	D0	х	х	х	х
bit 15															bit 0

Where:

bit 15	A/B: DACA	or DAC _B	Selection bit

- $1 = Write to DAC_B$
- \circ = Write to DAC_A
- **BUF:** V_{REF} Input Buffer Control bit bit 14
 - 1 = Buffered
 - 0 = Unbuffered
- GA: Output Gain Selection bit bit 13

 - 1 = 1x (V_{OUT} = V_{REF} * D/4096) 0 = 2x (V_{OUT} = 2 * V_{REF} * D/4096)
- bit 12 SHDN: Output Shutdown Control bit
 - 1 = Active mode operation. VOUT is available.
 - 0 = Shutdown the selected DAC channel. Analog output is not available at the channel that was shut down. VOUT pin is connected to 500 kΩ (typical).
- **D11:D0:** DAC Input Data bits. Bit x is ignored. bit 11-0

Legend					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown		







FIGURE 5-2: Write Command for MCP4912 (10-bit DAC).



FIGURE 5-3: Write Command for MCP4902 (8-bit DAC).