imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





MCP6021/1R/2/3/4

Rail-to-Rail Input/Output, 10 MHz Op Amps

Features

- Rail-to-Rail Input/Output
- Wide Bandwidth: 10 MHz (typical)
- Low Noise: 8.7 nV/√Hz at 10 kHz (typical)
- Low Offset Voltage:
 - Industrial Temperature: ±500 μV (max.)
 - Extended Temperature: ±250 µV (max.)
- + Mid-Supply V_{REF}: MCP6021 and MCP6023
- Low Supply Current: 1 mA (typical)
- Total Harmonic Distortion:
 - 0.00053% (typical, G = 1 V/V)
- Unity Gain Stable
- Power Supply Range: 2.5V to 5.5V
- Temperature Range:
 - Industrial: -40°C to +85°C
 - Extended: -40°C to +125°C

Applications

- Automotive
- Multi-Pole Active Filters
- Audio Processing
- DAC Buffer
- Test Equipment
- Medical Instrumentation

Design Aids

- · SPICE Macro Models
- FilterLab[®] Software
- MPLAB[®] Mindi[™] Analog Simulator
- Microchip Advanced Part Selector (MAPS)
- · Analog Demonstration and Evaluation Boards
- Application Notes

Typical Application



Description

The MCP6021, MCP6021R, MCP6022, MCP6023 and MCP6024 from Microchip Technology Inc. are rail-to-rail input and output operational amplifiers with high performance. Key specifications include: wide bandwidth (10 MHz), low noise (8.7 nV/ \sqrt{Hz}), low input offset voltage and low distortion (0.00053% THD+N). The MCP6023 also offers a Chip Select pin (\overline{CS}) that gives power savings when the part is not in use.

The single MCP6021 and MCP6021R are available in SOT-23-5 packages. The single MCP6021, single MCP6023 and dual MCP6022 are available in 8-lead PDIP, SOIC and TSSOP packages. The Extended Temperature single MCP6021 is available in 8-lead MSOP. The quad MCP6024 is offered in 14-lead PDIP, SOIC and TSSOP packages.

The MCP6021/1R/2/3/4 family is available in Industrial and Extended temperature ranges. It has a power supply range of 2.5V to 5.5V.

Package Types



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

V _{DD} – V _{SS}	7.0V
Current Analog Input Pins (VIN+, VIN-)	±2 mA
Analog Inputs (V _{IN} +, V _{IN} -) †† V _{SS} -	1.0V to V _{DD} + 1.0V
All Other Inputs and Outputs V _{SS} – θ	0.3V to V _{DD} + 0.3V
Difference Input Voltage	V _{DD} – V _{SS}
Output Short-Circuit Current	Continuous
Current at Output and Supply Pins	±30 mA
Storage Temperature	65°C to +150°C
Maximum Junction Temperature	+150°C
ESD Protection on All Pins (HBM; MM)	≥2 kV; 200V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.1.2, Input Voltage Limits.

DC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.5V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$ and $R_L = 10 \text{ k}\Omega$ to $V_{DD}/2$.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Input Offset							
Input Offset Voltage:							
Industrial Temperature Parts	V _{OS}	-500	_	+500	μV	V _{CM} = 0V	
Extended Temperature Parts	V _{OS}	-250	-	+250	μV	V _{CM} = 0V, V _{DD} = 5.0V	
Extended Temperature Parts	V _{OS}	-2.5	_	+2.5	mV	$V_{CM} = 0V, V_{DD} = 5.0V,$ $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	
Input Offset Voltage Temperature Drift	$\Delta V_{OS} / \Delta T_A$	—	±3.5	_	µV/°C	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	
Power Supply Rejection Ratio	PSRR	74	90	—	dB	V _{CM} = 0V	
Input Current and Impedance							
Input Bias Current:	Ι _Β	—	1	_	pА		
Industrial Temperature Parts	I _B	—	30	150	pА	T _A = +85°C	
Extended Temperature Parts	Ι _Β	—	640	5,000	pА	T _A = +125°C	
Input Offset Current	I _{OS}	_	±1	_	pА		
Common-Mode Input Impedance	Z _{CM}	—	10 ¹³ 6	_	Ω pF		
Differential Input Impedance	Z _{DIFF}	—	10 ¹³ 3	_	Ω pF		
Common-Mode							
Common-Mode Input Range	V _{CMR}	$V_{\rm SS} - 0.3$		V _{DD} + 0.3	V		
Common-Mode Rejection Ratio	CMRR	74	90	—	dB	V_{DD} = 5V, V_{CM} = -0.3V to 5.3V	
	CMRR	70	85	—	dB	V_{DD} = 5V, V_{CM} = 3.0V to 5.3V	
	CMRR	74	90	—	dB	V_{DD} = 5V, V_{CM} = -0.3V to 3.0V	
Voltage Reference (MCP6021 and MC	P6023 only)						
V_{REF} Accuracy ($V_{REF} - V_{DD}/2$)	V_{REF_ACC}	-50	—	+50	mV		
V _{REF} Temperature Drift	$\Delta V_{REF} / \Delta T_A$	—	±100	_	µV/°C	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	
Open-Loop Gain							
DC Open-Loop Gain (Large Signal)	A _{OL}	90	110	—	dB	V_{CM} = 0V, V_{OUT} = V_{SS} + 0.3V to V_{DD} – 0.3V	
Output							
Maximum Output Voltage Swing	V _{OL} , V _{OH}	V _{SS} + 15		V _{DD} – 20	mV	0.5V input overdrive	
Output Short Circuit Current	I _{SC}	—	±30	_	mA	V _{DD} = 2.5V	
	I _{SC}	—	±22	_	mA	V _{DD} = 5.5V	
Power Supply							
Supply Voltage	V _{DD}	2.5	—	5.5	V		
Quiescent Current per Amplifier	l _Q	0.5	1.0	1.35	mA	I _O = 0	

AC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.5V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $R_I = 10 \text{ k}\Omega$ to $V_{DD}/2$ and $C_I = 60 \text{ pF}$.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
AC Response							
Gain Bandwidth Product	GBWP	_	10	_	MHz		
Phase Margin	PM	—	65	_	0	G = +1 V/V	
Settling Time, 0.2%	t _{SETTLE}	_	250	_	ns	G = +1 V/V, V _{OUT} = 100 mV _{p-p}	
Slew Rate	SR	_	7.0	_	V/µs		
Total Harmonic Distortion Plus N	oise						
f = 1 kHz, G = +1 V/V	THD + N	_	0.00053	—	%	V _{OUT} = 0.25V to 3.25V (1.75V ± 1.50V _{PK}), V _{DD} = 5.0V, BW = 22 kHz	
f = 1 kHz, G = +1 V/V, R _L = 600Ω	THD + N	_	0.00064	_	%	V _{OUT} = 0.25V to 3.25V (1.75V ± 1.50V _{PK}), V _{DD} = 5.0V, BW = 22 kHz	
f = 1 kHz, G = +1 V/V	THD + N	_	0.0014	_	%	V _{OUT} = 4V _{P-P} , V _{DD} = 5.0V, BW = 22 kHz	
f = 1 kHz, G = +10 V/V	THD + N	—	0.0009	_	%	V _{OUT} = 4V _{P-P} , V _{DD} = 5.0V, BW = 22 kHz	
f = 1 kHz, G = +100 V/V	THD + N	_	0.005	_	%	V _{OUT} = 4V _{P-P} , V _{DD} = 5.0V, BW = 22 kHz	
Noise							
Input Noise Voltage	E _{ni}		2.9		µ∨р-р	f = 0.1 Hz to 10 Hz	
Input Noise Voltage Density	e _{ni}		8.7	_	nV/√Hz	f = 10 kHz	
Input Noise Current Density	i _{ni}	_	3	_	fA/√Hz	f = 1 kHz	

MCP6023 CHIP SELECT (CS) ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.5V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ to $V_{DD}/2$ and $C_L = 60 \text{ pF}$.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
CS Low Specifications							
CS Logic Threshold, Low	V _{IL}	V _{SS}		$0.2 V_{DD}$	V		
CS Input Current, Low	I _{CSL}	-1.0	0.01	-	μA	$\overline{\text{CS}} = V_{\text{SS}}$	
CS High Specifications							
CS Logic Threshold, High	V _{IH}	0.8 V _{DD}	_	V _{DD}	V		
CS Input Current, High	I _{CSH}	-	0.01	2.0	μA	$\overline{\text{CS}} = \text{V}_{\text{DD}}$	
GND Current	I _{SS}	-2	-0.05	-	μA	$\overline{\text{CS}} = \text{V}_{\text{DD}}$	
Amplifier Output Leakage	I _{O(LEAK)}	-	0.01	-	μA	$\overline{\text{CS}} = \text{V}_{\text{DD}}$	
CS Dynamic Specifications							
CS Low to Amplifier Output Turn-on Time	t _{ON}		2	10	μs	$\frac{G}{CS} = +1, V_{IN} = V_{SS},$ $\frac{G}{CS} = 0.2 V_{DD} \text{ to } V_{OUT} = 0.45 V_{DD} \text{ time}$	
CS High to Amplifier Output High-Z Time	t _{OFF}	_	0.01	_	μs	$\frac{G = +1, V_{IN} = V_{SS}}{CS} = 0.8 V_{DD} \text{ to } V_{OUT} = 0.05 V_{DD} \text{ time}$	
Hysteresis	V _{HYST}	—	0.6	—	V	V _{DD} = 5.0V, internal switch	

Electrical Specifications: Unless otherwise indicated, V_{DD} = +2.5V to +5.5V and V_{SS} = GND.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges								
Industrial Temperature Range	T _A	-40	—	+85	°C			
Extended Temperature Range	T _A	-40	—	+125	°C			
Operating Temperature Range	T _A	-40	_	+125	°C	(Note 1)		
Storage Temperature Range	T _A	-65	—	+150	°C			
Thermal Package Resistances								
Thermal Resistance, 5L-SOT-23	θ_{JA}		256		°C/W			
Thermal Resistance, 8L-PDIP	θ_{JA}		85		°C/W			
Thermal Resistance, 8L-SOIC	θ_{JA}	-	163	_	°C/W			
Thermal Resistance, 8L-MSOP	θ_{JA}	_	206	_	°C/W			
Thermal Resistance, 8L-TSSOP	θ_{JA}	-	124	_	°C/W			
Thermal Resistance, 14L-PDIP	θ_{JA}		70	-	°C/W			
Thermal Resistance, 14L-SOIC	θ_{JA}	_	120	_	°C/W			
Thermal Resistance, 14L-TSSOP	θ_{JA}	_	100	_	°C/W			

TEMPERATURE CHARACTERISTICS

Note 1: The industrial temperature devices operate over this Extended temperature range, but with reduced performance. In any case, the internal Junction Temperature (T_J) must not exceed the absolute maximum specification of +150°C.



FIGURE 1-1: Timing Diagram for the \overline{CS} Pin on the MCP6023.

1.1 Test Circuits

The test circuits used for the DC and AC tests are shown in Figure 1-2 and Figure 1-3. The bypass capacitors are laid out according to the rules discussed in **Section 4.7 "Supply Bypass**".







FIGURE 1-3: AC and DC Test Circuit for Most Inverting Gain Conditions.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +2.5V to +5.5V, V_{SS} = GND, V_{CM} = V_{DD}/2, V_{OUT} \approx V_{DD}/2, R_L = 10 k Ω to V_{DD}/2 and C_L = 60 pF.



FIGURE 2-1: Input Offset Voltage (Industrial Temperature Parts).



FIGURE 2-2: Input Offset Voltage (Extended Temperature Parts).



FIGURE 2-3: Input Offset Voltage vs. Common-Mode Input Voltage with $V_{DD} = 2.5V$.



FIGURE 2-4: Input Offset Voltage Drift (Industrial Temperature Parts).



FIGURE 2-5: Input Offset Voltage Drift (Extended Temperature Parts).



FIGURE 2-6: Input Offset Voltage vs. Common-Mode Input Voltage with $V_{DD} = 5.5V$.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +2.5V to +5.5V, V_{SS} = GND, V_{CM} = V_{DD}/2, V_{OUT} \approx V_{DD}/2, R_L = 10 k Ω to V_{DD}/2 and C_L = 60 pF.







FIGURE 2-8: Input Noise Voltage Density vs. Frequency.



FIGURE 2-9: Frequency.





FIGURE 2-10: Input Offset Voltage vs. Output Voltage.



FIGURE 2-11: Input Noise Voltage Density vs. Common-Mode Input Voltage.



FIGURE 2-12: CMRR, PSRR vs. Temperature.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +2.5V to +5.5V, V_{SS} = GND, V_{CM} = V_{DD}/2, V_{OUT} \approx V_{DD}/2, R_L = 10 k Ω to V_{DD}/2 and C_L = 60 pF.



FIGURE 2-13: Input Bias, Offset Currents vs. Common-Mode Input Voltage.



FIGURE 2-14: Supply Voltage.



FIGURE 2-15: Output Short-Circuit Current vs. Supply Voltage.



FIGURE 2-16: Input Bias, Offset Currents vs. Temperature.



FIGURE 2-17: Quiescent Current vs. Temperature.



FIGURE 2-18: Open-Loop Gain, Phase vs. Frequency.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +2.5V to +5.5V, V_{SS} = GND, V_{CM} = V_{DD}/2, V_{OUT} \approx V_{DD}/2, R_L = 10 k Ω to V_{DD}/2 and C_L = 60 pF.







FIGURE 2-20: Small Signal DC Open-Loop Gain vs. Output Voltage Headroom.



FIGURE 2-21: Gain Bandwidth Product, Phase Margin vs. Temperature.



FIGURE 2-22: DC Open-Loop Gain vs. Temperature.



FIGURE 2-23: Gain Bandwidth Product, Phase Margin vs. Common-Mode Input Voltage.



FIGURE 2-24: Gain Bandwidth Product, Phase Margin vs. Output Voltage.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +2.5V to +5.5V, V_{SS} = GND, V_{CM} = V_{DD}/2, V_{OUT} \approx V_{DD}/2, R_L = 10 k Ω to V_{DD}/2 and C_L = 60 pF.



FIGURE 2-25: Slew Rate vs. Temperature.



FIGURE 2-26: Total Harmonic Distortion plus Noise vs. Output Voltage with f = 1 kHz.



FIGURE 2-27: The MCP6021/1R/2/3/4 Family Shows No Phase Reversal Under Overdrive.



FIGURE 2-28: Maximum Output Voltage Swing vs. Frequency.



FIGURE 2-29: Total Harmonic Distortion plus Noise vs. Output Voltage with f = 20 kHz.



FIGURE 2-30: Channel-to-Channel Separation vs. Frequency (MCP6022 and MCP6024 only).

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +2.5V to +5.5V, V_{SS} = GND, V_{CM} = V_{DD}/2, V_{OUT} \approx V_{DD}/2, R_L = 10 k Ω to V_{DD}/2 and C_L = 60 pF.



FIGURE 2-31: Output Voltage Headroom vs. Output Current.



FIGURE 2-32: Pulse Response.

Small Signal Non-Inverting



FIGURE 2-33: Pulse Response.

Large Signal Non-Inverting



FIGURE 2-34:Output Voltage Headroomvs. Temperature.



FIGURE 2-35: Small Signal Inverting Pulse Response.



FIGURE 2-36: Response.

Large Signal Inverting Pulse

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +2.5V to +5.5V, V_{SS} = GND, V_{CM} = V_{DD}/2, V_{OUT} \approx V_{DD}/2, R_L = 10 k Ω to V_{DD}/2 and C_L = 60 pF.



FIGURE 2-37: V_{REF} Accuracy vs. Supply Voltage (MCP6021 and MCP6023 only).



FIGURE 2-38: Chip Select (\overline{CS}) Hysteresis (MCP6023 only) with $V_{DD} = 2.5V$.



FIGURE 2-39: Chip Select (\overline{CS}) to Amplifier Output Response Time (MCP6023 Only).



FIGURE 2-40: V_{REF} Accuracy vs.</sub> Temperature (MCP6021 and MCP6023 only).



FIGURE 2-41: Chip Select (\overline{CS}) Hysteresis (MCP6023 only) with $V_{DD} = 5.5V$.



FIGURE 2-42: Measured Input Current vs. Input Voltage (Below V_{SS})

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

MCF	P6021	MCP6021	MCP6022	MCP6023	MCP6024		
PDIP, SOIC, MSOP, TSSOP ⁽¹⁾	SOT-23-5	SOT-23-5 ⁽²⁾	PDIP, SOIC, TSSOP	PDIP, SOIC, TSSOP	PDIP, SOIC, TSSOP	Symbol	Description
6	1	1	1	6	1	V _{OUT} , V _{OUTA}	Analog Output (Op Amp A)
2	4	4	2	2	2	V _{IN} -, V _{INA} -	Inverting Input (Op Amp A)
3	3	3	3	3	3	V _{IN} +, V _{INA} +	Non-Inverting Input (Op Amp A)
7	5	2	8	7	4	V _{DD}	Positive Power Supply
_	—	—	5	—	5	V _{INB} +	Non-Inverting Input (Op Amp B)
_	—	—	6	—	6	V _{INB} –	Inverting Input (Op Amp B)
_	—	—	7	—	7	V _{OUTB}	Analog Output (Op Amp B)
_	—	—	—	—	8	V _{OUTC}	Analog Output (Op Amp C)
_	—	—	_	—	9	V _{INC} -	Inverting Input (Op Amp C)
_	—	—	_	—	10	V _{INC} +	Non-Inverting Input (Op Amp C)
4	2	5	4	4	11	V _{SS}	Negative Power Supply
—	—	—	—	—	12	V _{IND} +	Non-Inverting Input (Op Amp D)
_	—	—	_	—	13	V _{IND} -	Inverting Input (Op Amp D)
—	—	—	—	—	14	V _{OUTD}	Analog Output (Op Amp D)
5	_	_	_	5	_	V _{REF}	Reference Voltage
_	_	_	_	8	_	CS	Chip Select
1, 8	_	_	_	1	_	NC	No Internal Connection

TABLE 3-1: PIN FUNCTION TABLE

Note 1: The MCP6021 in the 8-pin TSSOP package is only available for I-temp (Industrial Temperature) parts.

2: The MCP6021R is only available in the 5-pin SOT-23 package and for E-temp (Extended Temperature) parts.

3.1 Analog Outputs

The operational amplifier output pins are low-impedance voltage sources.

3.2 Analog Inputs

The operational amplifier non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.3 Reference Voltage (V_{REF}) MCP6021 and MCP6023

Mid-supply reference voltage is provided by the single operational amplifiers (except in the SOT-23-5 package). This is an unbuffered, resistor voltage divider internal to the part.

3.4 Chip Select Digital Input (CS)

This is a CMOS, Schmitt triggered input that places the part into a Low-Power mode of operation.

3.5 Power Supply (V_{SS} and V_{DD})

The positive power supply pin (V_{DD}) is 2.5V to 5.5V higher than the negative power supply pin (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD} .

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need a bypass capacitor.

4.0 APPLICATIONS INFORMATION

The MCP6021/1R/2/3/4 family of operational amplifiers is fabricated on Microchip's state-of-the-art CMOS process. The amplifiers are unity-gain stable and suitable for a wide range of general purpose applications.

4.1 Rail-to-Rail Input

4.1.1 PHASE REVERSAL

The MCP6021/1R/2/3/4 operational amplifiers are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-42 shows the input voltage exceeding the supply voltage without any phase reversal.

4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins. See the Absolute Maximum Ratings† section.

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors and to minimize Input Bias (I_B) current.



FIGURE 4-1:Simplified Analog Input ESDStructures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS} . They also clamp any voltages that go well above V_{DD} . Their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage (beyond V_{DD}) events. Very fast ESD events (that meet the specifications) are limited so that damage does not occur. In some applications, it may be necessary to prevent excessive voltages from reaching the operational amplifier inputs. Figure 4-2 shows one approach to protecting these inputs.

A significant amount of current can flow out of the inputs when the Common-Mode Voltage (V_{CM}) is below ground (V_{SS}). See Figure 2-42.



FIGURE 4-2: Protecting the Analog Inputs.

4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins. See the Absolute Maximum Ratings† section. Figure 4-3 shows one approach to protecting these inputs. The resistors, R₁ and R₂, limit the possible currents in or out of the input pins (and the ESD diodes, D₁ and D₂). The diode currents will go through either V_{DD} or V_{SS}.



FIGURE 4-3: Protecting the Analog Inputs.

4.1.4 NORMAL OPERATION

The input stage of the MCP6021/1R/2/3/4 operational amplifiers uses two differential CMOS input stages in parallel. One operates at a low Common-Mode Voltage (V_{CM}) input, while the other operates at high V_{CM}. With this topology, the device operates with V_{CM} up to 0.3V above V_{DD} and 0.3V below V_{SS}.

4.2 Rail-to-Rail Output

The maximum output voltage swing is the maximum swing possible under a particular output load. According to the specification table, the output can reach within 20 mV of either supply rail when $R_L = 10 \ k\Omega$. See Figure 2-31 and Figure 2-34 for more information concerning typical performance.

4.3 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback operational amplifiers. As the load capacitance increases, the feedback loop's phase margin decreases and the closed loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response.

When driving large capacitive loads with these operational amplifiers (e.g., > 60 pF when G = +1), a small series resistor at the output (R_{ISO} in Figure 4-4) improves the feedback loop's phase margin (stability) by making the load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



FIGURE 4-4: Output Resistor, R_{ISO}, Stabilizes Large Capacitive Loads.

Figure 4-5 gives recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the normalized load capacitance (C_L/G_N), where G_N is the circuit's noise gain. For non-inverting gains, G_N and the Signal Gain are equal. For inverting gains, G_N is 1+|Signal Gain| (e.g., -1 V/V gives $G_N = +2$ V/V).



FIGURE 4-5: Recommended R_{ISO} Values for Capacitive Loads.

After selecting $R_{\rm ISO}$ for your circuit, double-check the resulting frequency response peaking and step response overshoot. Modify $R_{\rm ISO}$'s value until the response is reasonable. Evaluation on the bench and simulations with the MCP6021/1R/2/3/4 Spice macro model are helpful.

4.4 Gain Peaking

Figure 2-35 and Figure 2-36 use $R_F = 1 \ k\Omega$ to avoid (frequency response) gain peaking and (step response) overshoot. The capacitance to ground at the inverting input (C_G) is the op amp's Common-mode input capacitance plus board parasitic capacitance. C_G is in parallel with R_G which causes an increase in gain at high frequencies for non-inverting gains greater than 1 V/V (unity gain). C_G also reduces the phase margin of the feedback loop for both non-inverting and inverting gains.





The largest value of R_F in Figure 4-6 that should be used is a function of noise gain (see G_N in Section 4.3 "Capacitive Loads") and C_G. Figure 4-7 shows results for various conditions. Other compensation techniques may be used, but they tend to be more complicated to design.



FIGURE 4-7: Non-Inverting Gain Circuit with Parasitic Capacitance.

4.5 MCP6023 Chip Select (CS)

The MCP6023 is a single amplifier with Chip Select (CS). When CS is pulled high, the supply current drops to 10 nA (typical) and flows through the CS pin to V_{SS}. When this happens, the amplifier output is put into a high-impedance state. By pulling CS low, the amplifier is enabled. The CS pin has an internal 5 MΩ (typical) pull-down resistor connected to V_{SS}, so it will go low if the CS pin is left floating. Figure 1-1 and Figure 2-39 show the output voltage and supply current response to a CS pulse.

4.6 MCP6021 and MCP6023 Reference Voltage

The single operational amplifiers (MCP6021 and MCP6023), not in the SOT-23-5 package, have an internal mid-supply reference voltage connected to the V_{REF} pin (see Figure 4-8). The MCP6021 has \overline{CS} internally tied to V_{SS}, which always keeps the operational amplifier on and always provides a mid-supply reference. With the MCP6023, taking the \overline{CS} pin high conserves power by shutting down both the operational amplifier and the V_{REF} circuitry. Taking the \overline{CS} pin low turns on the operational amplifier and V_{REF} circuitry.



FIGURE 4-8: Simplified Internal V_{REF} Circuit (MCP6021 and MCP6023 only).

See Figure 4-9 for a non-inverting gain circuit using the internal mid-supply reference. The DC Blocking Capacitor (C_B) also reduces noise by coupling the operational amplifier input to the source.



FIGURE 4-9: Non-Inverting Gain Circuit Using V_{REF} (MCP6021 and MCP6023 only).

To use the internal mid-supply reference for an inverting gain circuit, connect the V_{REF} pin to the non-inverting input, as shown in Figure 4-10. The capacitor, C_B , helps reduce power supply noise on the output.



FIGURE 4-10: Inverting Gain Circuit Using V_{REF} (MCP6021 and MCP6023 only).

If you don't need the mid-supply reference, leave the $V_{\mbox{\scriptsize REF}}$ pin open.

4.7 Supply Bypass

With this family of operational amplifiers, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 μ F to 0.1 μ F) within 2 mm for good, high-frequency performance. It also needs a bulk capacitor (i.e., 1 μ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with nearby analog parts.

4.8 Unused Operational Amplifiers

An unused operational amplifier in a quad package (MCP6024) should be configured as shown in Figure 4-11. These circuits prevent the output from toggling and causing crosstalk. Circuit A sets the operational amplifier at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the operational amplifier. The operational amplifier buffers that reference voltage. Circuit B uses the minimum number of components and operates as a comparator, but it may draw more current.



FIGURE 4-11: Unused Operational Amplifiers.

© 2001-2017 Microchip Technology Inc.

4.9 PCB Surface Leakage

In applications where low input bias current is critical, PCB (Printed Circuit Board) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6021/1R/2/3/4 family's bias current at +25°C (1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. Figure 4-12 shows an example of this type of layout.



FIGURE 4-12: Example Guard Ring Layout.

- 1. Non-Inverting Gain and Unity Gain Buffer.
 - a) Connect the guard ring to the inverting input pin (V_{IN}-); this biases the guard ring to the Common-mode input voltage.
 - b) Connect the non-inverting pin (V_{IN}+) to the input with a wire that does not touch the PCB surface.
- 2. Inverting (Figure 4-12) and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors).
 - a) Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the operational amplifier's input (e.g., V_{DD}/2 or ground).
 - b) Connect the inverting pin (V_{IN} -) to the input with a wire that does not touch the PCB surface.

4.10 High-Speed PCB Layout

Due to their speed capabilities, a little extra care in the PCB (Printed Circuit Board) layout can make a significant difference in the performance of these operational amplifiers. Good PC board layout techniques will help you achieve the performance shown in Section 1.0 "Electrical Characteristics" and Section 2.0 "Typical Performance Curves", while also helping you minimize EMC (Electro-Magnetic Compatibility) issues. Use a solid ground plane and connect the bypass local capacitor(s) to this plane with minimal length traces. This cuts down inductive and capacitive crosstalk.

Separate digital from analog, low speed from high speed and low power from high power. This will reduce interference.

Keep sensitive traces short and straight. Separate them from interfering components and traces. This is especially important for high-frequency (low rise time) signals.

Sometimes it helps to place guard traces next to victim traces. They should be on both sides of the victim trace and as close as possible. Connect the guard trace to the ground plane at both ends and in the middle for long traces.

Use coax cables (or low-inductance wiring) to route signal and power to and from the PCB.

4.11 Typical Applications

4.11.1 A/D CONVERTER DRIVER AND ANTI-ALIASING FILTER

Figure 4-13 shows a third-order Butterworth filter that can be used as an A/D Converter driver. It has a bandwidth of 20 kHz and a reasonable step response. It will work well for conversion rates of 80 ksps and greater (it has 29 dB attenuation at 60 kHz).



FIGURE 4-13: A/D Converter Driver and Anti-Aliasing Filter with a 20 kHz Cutoff Frequency.

This filter can easily be adjusted to another bandwidth by multiplying all capacitors by the same factor. Alternatively, the resistors can all be scaled by another common factor to adjust the bandwidth.

4.11.2 OPTICAL DETECTOR AMPLIFIER

Figure 4-14 shows the MCP6021 operational amplifier used as a transimpedance amplifier in a photo detector circuit. The photo detector looks like a capacitive current source, so the 100 k Ω resistor gains the input signal to a reasonable level. The 5.6 pF capacitor stabilizes this circuit and produces a flat frequency response with a bandwidth of 370 kHz.



FIGURE 4-14: Transimpedance Amplifier for an Optical Detector.

5.0 DESIGN AIDS

Microchip provides the basic design tools needed for the MCP6021/1R/2/3/4 family of operational amplifiers.

5.1 SPICE Macro Model

The latest SPICE macro model available for the MCP6021/1R/2/3/4 operational amplifiers is on Microchip's web site at www.microchip.com. This model is intended as an initial design tool that works well in the operational amplifier's linear region of operation at room temperature. There is information on its capabilities within the macro model file.

Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

5.2 FilterLab[®] Software

Microchip's FilterLab[®] software is an innovative software tool that simplifies analog active filter (using operational amplifiers) design. Available at no cost from the Microchip web site at www.microchip.com/filterlab, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

5.3 MPLAB[®] Mindi™ Analog Simulator

Microchip's Mindi[™] circuit designer and simulator aids in the design of various circuits useful for active filter, amplifier and power management applications. It is a free online circuit designer and simulator available from the Microchip web site at www.microchip.com/mindi. This interactive circuit designer and simulator enables designers to quickly generate circuit diagrams and simulate circuits. Circuits developed using the MPLAB Mindi analog simulator can be downloaded to a personal computer or workstation.

5.4 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps semiconductor professionals efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip web site at www.microchip.com/maps, the MAPS is an overall selection tool for Microchip's product portfolio, that includes analog, memory, MCUs and DSCs. Using this tool you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for data sheets, purchasing and sampling of Microchip parts.

5.5 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of analog demonstration and evaluation boards that are designed to help you achieve faster time to market. For a complete listing of these boards, and their corresponding user's guides and technical information, visit the Microchip web site at www.microchip.com/analogtools.

Some boards that are especially useful are:

- MCP6XXX Amplifier Evaluation Board 1
- MCP6XXX Amplifier Evaluation Board 2
- MCP6XXX Amplifier Evaluation Board 3
- MCP6XXX Amplifier Evaluation Board 4
- · Active Filter Demo Board Kit
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board, P/N: SOIC8EV
- 14-Pin SOIC/TSSOP/DIP Evaluation Board, P/N: SOIC14EV

5.6 Application Notes

The following Microchip Application Notes are available on the Microchip web site at www.microchip. com/appnotes and are recommended as supplemental reference resources.

- ADN003, "Select the Right Operational Amplifier for your Filtering Circuits" (DS21821)
- AN722, "Operational Amplifier Topologies and DC Specifications" (DS00722)
- AN723, "Operational Amplifier AC Specifications and Applications" (DS00723)
- AN884, "Driving Capacitive Loads With Op Amps" (DS00884)
- AN990, "Analog Sensor Conditioning Circuits An Overview" (DS00990)
- AN1177, "Op Amp Precision Design: DC Errors" (DS01177)
- AN1228, "Op Amp Precision Design: Random Noise" (DS01228)

These application notes and others are listed in the design guide: *"Signal Chain Design Guide"* (DS21825).

6.0 **PACKAGING INFORMATION**

6.1 **Package Marking Information**

5-Lead SOT-23 (MCP6021/MCP6021R)



Device		E-Temp Code
MCP6021		EYNN
MCP6021R		EZNN
Note: Appl		ios to 5 Lood SOT 23

vote: Applies to 5-Lead SO1-23.



8-Lead PDIP (300 mil)



8-Lead SOIC (150 mil)



MCP6021 OR I/P256 1603

Example:

Example:

MCP6021
E/Pe3256
○ ☎ 1603

MCP6021 I/SN1603 256



OR

Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the eve be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.