

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









110 µA, High Precision Op Amps

Features

- Low Offset Voltage: ±150 μV (maximum)
- Low Quiescent Current: 110 μA (typical)
- · Rail-to-Rail Input and Output
- Wide Supply Voltage Range: 1.8V to 6.0V
- · Gain Bandwidth Product: 1.2 MHz (typical)
- · Unity Gain Stable
- Extended Temperature Range: -40°C to +125°C
- · No Phase Reversal


Applications

- Automotive
- · Portable Instrumentation
- · Sensor Conditioning
- · Battery Powered Systems
- Medical Instrumentation
- · Test Equipment
- · Analog Filters

Design Aids

- · SPICE Macro Models
- FilterLab[®] Software
- MAPS (Microchip Advanced Part Selector)
- · Analog Demonstration and Evaluation Boards
- · Application Notes

Typical Application



Description

The Microchip Technology Inc. MCP6071/2/4 family of operational amplifiers (op amps) has low input offset voltage ($\pm 150~\mu V$, maximum) and rail-to-rail input and output operation. This family is unity gain stable and has a gain bandwidth product of 1.2 MHz (typical). These devices operate with a single supply voltage as low as 1.8V, while drawing low quiescent current per amplifier (110 μA , typical). These features make the family of op amps well suited for single-supply, high precision, battery-powered applications.

The MCP6071/2/4 family is offered in single (MCP6071), dual (MCP6072), and quad (MCP6074) configurations.

The MCP6071/2/4 is designed with Microchip's advanced CMOS process. All devices are available in the extended temperature range, with a power supply range of 1.8V to 6.0V.

Package Types

i donago Typoo					
MCP6071	MCP6072				
SOIC	SOIC				
NC 1 8 NC	V _{OUTA} 1 8 V _{DD}				
V _{IN} -2 7 V _{DD}	V _{INA} 2 7 V _{OUTB}				
V _{IN} +3 6 V _{OUT}	V _{INA} + 3 6 V _{INB} -				
V _{SS} 4 5 NC	V _{SS} 4 5 V _{INB} +				
MCP6071	MCP6072				
2x3 TDFN	2x3 TDFN				
1 1 1 1 1	V _{OUTA} 1 0 8 V _{DD} V _{INA} 2 EP 7 V _{OUTB} V _{INA} 3 9 6 V _{INB} V _{SS} 4 5 V _{INB}				
MCP6071	MCP6074				
SOT-23-5	SOIC, TSSOP				
V _{OUT} 1 5 V _{DD} V _{SS} 2 4 V _{IN} -	V _{OUTA} 1 14 V _{OUTD} V _{INA} 2 13 V _{IND} V _{INA} 3 12 V _{IND} + V _{DD} 4 11 V _{SS} V _{INB} 5 10 V _{INC} + V _{INB} 6 9 V _{INC} - V _{OUTB} 7 8 V _{OUTC}				
includes Exposed Therr	nal Pad (EP); see Table 3-1.				

NOTES:

1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings †

V _{DD} – V _{SS}
Current at Input Pins±2 m
Analog Inputs (V _{IN} +, V _{IN} -)†† V_{SS} – 1.0V to V_{DD} + 1.0V
All Other Inputs and Outputs $\mbox{V}_{\mbox{SS}} - 0.3 \mbox{V}$ to $\mbox{V}_{\mbox{DD}} + 0.3 \mbox{V}$
Difference Input Voltage $ V_{DD} - V_{SS} $
Output Short-Circuit Currentcontinuou
Current at Output and Supply Pins±30 m.
Storage Temperature65°C to +150°C
Maximum Junction Temperature (T _J)+150°C
ESD protection on all pins (HBM; MM) \geq 4 kV; 400'

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See 4.1.2 "Input Voltage Limits"

1.2 Specifications

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $T_A = +25$ °C, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$ and $R_L = 10 \text{ k}\Omega$ to V_L . (Refer to Figure 1-1). **Parameters** Sym Min Max Units **Conditions** Typ Input Offset Input Offset Voltage -150 +150 $V_{DD} = 3.0V,$ V_{OS} $V_{CM} = V_{DD}/3$ $\mu V/^{\circ}C$ $T_{A}= -40^{\circ}C$ to $+85^{\circ}C$, Input Offset Drift with Temperature $\Delta V_{OS}/\Delta T_A$ ±1.5 $V_{DD} = 3.0V, V_{CM} = V_{DD}/3$ $\mu V/^{\circ}C$ | $T_{A}= +85^{\circ}C$ to +125°C, $\Delta V_{OS}/\Delta T_{A}$ ±4.0 $V_{DD} = 3.0V, V_{CM} = V_{DD}/3$ **PSRR** 70 87 $V_{CM} = V_{SS}$ Power Supply Rejection Ratio dΒ Input Bias Current and Impedance Input Bias Current ±1.0 100 I_B pΑ 60 $T_A = +85^{\circ}C$ I_B pΑ I_B 1100 5000 pΑ $T_A = +125^{\circ}C$ Input Offset Current ±1.0 pΑ I_{OS} Common Mode Input Impedance Z_{CM} $10^{13}||6$ $\Omega || pF$ 10¹³||6 Differential Input Impedance Z_{DIFF} $\Omega || pF$ **Common Mode** Common Mode Input Voltage Range V_{CMR} $V_{SS} = 0.15$ $V_{DD} + 0.15$ ٧ $V_{DD} = 1.8V \text{ (Note 1)}$ ٧ V_{SS} -0.3 $V_{DD}+0.3$ $V_{DD} = 6.0V \text{ (Note 1)}$ V_{CMR} **CMRR** 89 dΒ $V_{CM} = -0.15V$ to 1.95V, Common Mode Rejection Ratio 72 $V_{DD} = 1.8V$ $V_{CM} = -0.3V$ to 6.3V, 74 91 dΒ $V_{DD} = 6.0V$ $V_{CM} = 3.0V \text{ to } 6.3V,$ 72 87 dB $V_{DD} = 6.0V$ 74 89 dΒ $V_{CM} = -0.3V$ to 3.0V, $V_{DD} = 6.0 V$

Note 1: Figure 2-13 shows how V_{CMR} changed across temperature.

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, V_{DD} = +1.8V to +6.0V, V_{SS} = GND, T_{A} = +25°C, V_{CM} = V_{DD} /2, $V_{OUT} \approx V_{DD}$ /2, V_{L} = V_{DD} /2 and V_{L} = 10 kΩ to V_{L} . (Refer to Figure 1-1).

COT BB , E BB at a E a sa E (a sa gara)									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Open-Loop Gain									
DC Open-Loop Gain (Large Signal)	A _{OL}	95	115	_	dB	$0.2V < V_{OUT} < (V_{DD}-0.2V)$ $V_{CM} = V_{SS}$			
Output									
Maximum Output Voltage Swing	V_{OL}, V_{OH}	V _{SS} +15	_	V _{DD} -15	mV	0.5V input overdrive			
Output Short-Circuit Current	I _{SC}	_	±7	_	mA	V _{DD} = 1.8V			
		_	±28	_	mA	$V_{DD} = 6.0V$			
Power Supply									
Supply Voltage	V_{DD}	1.8	_	6.0	V				
Quiescent Current per Amplifier	IQ	50	110	170	μΑ	$I_O = 0, V_{DD} = 6.0V$ $V_{CM} = 0.9V_{DD}$			

Note 1: Figure 2-13 shows how V_{CMR} changed across temperature.

TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = 10$ kΩ to V_L and $V_L = 60$ pF. (Refer to Figure 1-1).

Parameters	Sym	Min	Тур	Max	Units	Conditions		
AC Response								
Gain Bandwidth Product	GBWP	_	1.2	_	MHz			
Phase Margin	PM	_	57	_	٥	G = +1 V/V		
Slew Rate	SR	_	0.5	_	V/µs			
Noise								
Input Noise Voltage	E _{ni}	_	4.3	_	μVр-р	f = 0.1 Hz to 10 Hz		
Input Noise Voltage Density	e _{ni}	_	19	_	nV/√Hz	f = 10 kHz		
Input Noise Current Density	i _{ni}		0.6		fA/√Hz	f = 1 kHz		

TABLE 1-3: TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $V_{DD} = +1.8V$ to $+6.0V$ and $V_{SS} = GND$.								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
Temperature Ranges								
Operating Temperature Range	T _A	-40	_	+125	°C	Note 1		
Storage Temperature Range	T _A	-65	_	+150	°C			
Thermal Package Resistances								
Thermal Resistance, 5L-SOT-23	$\theta_{\sf JA}$	_	220.7	_	°C/W			
Thermal Resistance, 8L-2x3 TDFN	$\theta_{\sf JA}$	_	52.5	_	°C/W			
Thermal Resistance, 8L-SOIC	$\theta_{\sf JA}$	_	149.5	_	°C/W			
Thermal Resistance, 14L-SOIC	$\theta_{\sf JA}$	_	95.3	_	°C/W			
Thermal Resistance, 14L-TSSOP	θ_{JA}	_	100	_	°C/W			

Note 1: The internal junction temperature (T_J) must not exceed the absolute maximum specification of +150°C.

1.3 Test Circuits

The circuit used for most DC and AC tests is shown in Figure 1-1. This circuit can independently set V_{CM} and V_{OUT} ; see Equation 1-1. Note that V_{CM} is not the circuit's common mode voltage (($V_P + V_M$)/2), and that V_{OST} includes V_{OS} plus the effects (on the input offset error, V_{OST}) of temperature, CMRR, PSRR and A_{OL} .

EQUATION 1-1:

$$\begin{split} G_{DM} &= R_F/R_G \\ V_{CM} &= (V_P + V_{DD}/2)/2 \\ V_{OST} &= V_{IN-} - V_{IN+} \\ V_{OUT} &= (V_{DD}/2) + (V_P - V_M) + V_{OST}(1 + G_{DM}) \\ \text{Where:} \\ G_{DM} &= \text{Differential Mode Gain} \qquad (\text{V/V}) \\ V_{CM} &= \text{Op Amp's Common Mode} \qquad (\text{V}) \\ \text{Input Voltage} \\ V_{OST} &= \text{Op Amp's Total Input Offset} \qquad (\text{mV}) \\ \text{Voltage} \end{split}$$




FIGURE 1-1: AC and DC Test Circuit for Most Specifications.

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10$ k Ω to V_L and $C_L = 60$ pF.




FIGURE 2-1: Input Offset Voltage with $V_{DD} = 3.0V$.




FIGURE 2-2: Input Offset Voltage Drift with $V_{DD} = 3.0V$ and $T_A \le +85$ °C.




FIGURE 2-3: Input Offset Voltage Drift with $V_{DD} = 3.0V$ and $T_A \ge +85$ °C.




FIGURE 2-4: Input Offset Voltage vs. Common Mode Input Voltage with $V_{DD} = 6.0V$.




FIGURE 2-5: Input Offset Voltage vs. Common Mode Input Voltage with $V_{DD} = 3.0V$.




FIGURE 2-6: Input Offset Voltage vs. Common Mode Input Voltage with $V_{DD} = 1.8V$.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10~k\Omega$ to V_L and $C_L = 60~pF$.




FIGURE 2-7: Output Voltage.

Input Offset Voltage vs.




FIGURE 2-8: Input Offset Voltage vs. Power Supply Voltage.




FIGURE 2-9:

Input Noise Voltage Density

vs. Frequency.




FIGURE 2-10: Input Noise Voltage Density vs. Common Mode Input Voltage.




FIGURE 2-11:

CMRR, PSRR vs.

Frequency.




FIGURE 2-12:

CMRR, PSRR vs. Ambient

Temperature.

Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = 10 \text{ k}\Omega$ to V_L and $V_L = 60 \text{ pF}$.




FIGURE 2-13: Common Mode Input Voltage Range Limit vs. Ambient Temperature.




FIGURE 2-14: Input Bias, Offset Currents vs. Ambient Temperature.




FIGURE 2-15: Input Bias Current vs. Common Mode Input Voltage.




FIGURE 2-16: Quiescent Current vs Ambient Temperature with $V_{CM} = 0.9V_{DD}$.




FIGURE 2-17: Quiescent Current vs. Power Supply Voltage with $V_{CM} = 0.9V_{DD}$.




FIGURE 2-18: Open-Loop Gain, Phase vs. Frequency.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ to V_L and $C_L = 60 \text{ pF}$.




FIGURE 2-19: DC Open-Loop Gain vs. Power Supply Voltage.




FIGURE 2-20: DC Open-Loop Gain vs. Output Voltage Headroom.




FIGURE 2-21: Channel-to-Channel Separation vs. Frequency (MCP6072/4 only).




FIGURE 2-22: Gain Bandwidth Product, Phase Margin vs. Common Mode Input Voltage.




FIGURE 2-23: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-24: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ to V_L and $C_L = 60 \text{ pF}$.




FIGURE 2-25: Ouput Short Circuit Current vs. Power Supply Voltage.




FIGURE 2-26: Output Voltage Swing vs. Frequency.




FIGURE 2-27: Ratio of Output Voltage Headroom to Output Current vs. Output Current.




FIGURE 2-28: Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-29: Slew Rate vs. Ambient Temperature.




FIGURE 2-30: Small Signal Non-Inverting Pulse Response.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10~k\Omega$ to V_L and $C_L = 60~pF$.




FIGURE 2-31: Small Signal Inverting Pulse Response.




FIGURE 2-32: Large Signal Non-Inverting Pulse Response.




FIGURE 2-33: Large Signal Inverting Pulse Response.




FIGURE 2-34: The MCP6071/2/4 Shows No Phase Reversal.




FIGURE 2-35: Closed Loop Output Impedance vs. Frequency.




FIGURE 2-36: Measured Input Current vs. Input Voltage (below V_{SS}).

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

	MCP6071	1	MC	P6072	MCP6074			
SOIC	SOT-23-5	2x3 TDFN	SOIC	2x3 TDFN	SOIC, TSSOP	Symbol	l Description	
6	1	6	1	1	1	V _{OUT} , V _{OUTA}	Analog Output (op amp A)	
2	4	2	2	2	2	V_{IN} -, V_{INA} -	Inverting Input (op amp A)	
3	3	3	3	3	3	V_{IN}^{+}, V_{INA}^{+}	Non-inverting Input (op amp A)	
7	5	7	8	8	4	V_{DD}	Positive Power Supply	
_	_	_	5	5	5	V _{INB} +	Non-inverting Input (op amp B)	
_	_	_	6	6	6	V _{INB} –	Inverting Input (op amp B)	
_	_		7	7	7	V_{OUTB}	Analog Output (op amp B)	
_	_	_	_	_	8	V_{OUTC}	Analog Output (op amp C)	
_	_	_	_	_	9	V _{INC} -	Inverting Input (op amp C)	
_	_			_	10	V _{INC} +	Non-inverting Input (op amp C)	
4	2	4	4	4	11	V_{SS}	Negative Power Supply	
_	_			_	12	V _{IND} +	Non-inverting Input (op amp D)	
_	_			_	13	V _{IND} -	Inverting Input (op amp D)	
_	_			_	14	V_{OUTD}	Analog Output (op amp D)	
1, 5, 8	_	1, 5, 8	_	_	_	NC	No Internal Connection	
_	_	9	_	9	_	EP	Exposed Thermal Pad (EP); must be connected to V_{SS} .	

3.1 Analog Outputs

The output pins are low-impedance voltage sources.

3.2 Analog Inputs

The non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.3 Power Supply Pins

The positive power supply (V_{DD}) is 1.8V to 6.0V higher than the negative power supply (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD} .

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need bypass capacitors.

3.4 Exposed Thermal Pad (EP)

There is an internal electrical connection between the Exposed Thermal Pad (EP) and the V_{SS} pin; they must be connected to the same potential on the Printed Circuit Board (PCB).

NOTES:

4.0 APPLICATION INFORMATION

The MCP6071/2/4 family of op amps is manufactured using Microchip's state-of-the-art CMOS process and is specifically designed for low-power, high precision applications.

4.1 Rail-to-Rail Input

4.1.1 PHASE REVERSAL

The MCP6071/2/4 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-34 shows the input voltage exceeding the supply voltage without any phase reversal.

4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins (see Section 1.1, Absolute Maximum Ratings †).

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors and to minimize input bias current (I_B) .




FIGURE 4-1: Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS} . They also clamp any voltages that go well above V_{DD} ; their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow over-voltage (beyond V_{DD}) events. Very fast ESD events (that meet the spec) are limited so that damage does not occur.

In some applications, it may be necessary to prevent excessive voltages from reaching the op amp inputs. Figure 4-2 shows one approach to protecting these inputs.




FIGURE 4-2: Protecting the Analog Inputs.

A significant amount of current can flow out of the inputs when the Common Mode voltage (V_{CM}) is below ground (V_{SS}). See Figure 2-36.

4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins (see Section 1.1, Absolute Maximum Ratings †).

Figure 4-3 shows one approach to protecting these inputs. The resistors R_1 and R_2 limit the possible currents in or out of the input pins (and the ESD diodes, D_1 and D_2). The diode currents will go through either V_{DD} or V_{SS} .




FIGURE 4-3: Protecting the Analog Inputs.

4.1.4 NORMAL OPERATION

The input stage of the MCP6071/2/4 op amps use two differential input stages in parallel. One operates at a low common mode input voltage (V_{CM}), while the other operates at a high V_{CM} . With this topology, the device operates with a V_{CM} up to 300 mV above V_{DD} and 300 mV below V_{SS} . (See Figure 2-13). The input offset voltage is measured at $V_{CM} = V_{SS} - 0.3V$ and $V_{DD} + 0.3V$ to ensure proper operation.

The transition between the input stages occurs when V_{CM} is near $V_{DD}-1.1V$ (See Figures 2-4, 2-5 and Figure 2-6). For the best distortion performance and gain linearity, with non-inverting gains, avoid this region of operation.

4.2 Rail-to-Rail Output

The output voltage range of the MCP6071/2/4 op amps is $V_{SS}+15~\text{mV}$ (minimum) and $V_{DD}-15~\text{mV}$ (maximum) when $R_L=10~\text{k}\Omega$ is connected to $V_{DD}/2$ and $V_{DD}=6.0\text{V}$. Refer to Figures 2-27 and 2-28 for more information.

4.3 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. While a unity-gain buffer (G=+1) is the most sensitive to capacitive loads, all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., $> 100 \, \text{pF}$ when G = +1), a small series resistor at the output (R_{ISO} in Figure 4-4) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitance load.




FIGURE 4-4: Output Resistor, R_{ISO} Stabilizes Large Capacitive Loads.

Figure 4-5 gives recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the normalized load capacitance (C_L/G_N) , where G_N is the circuit's noise gain. For non-inverting gains, G_N and the Signal Gain are equal. For inverting gains, G_N is 1+|Signal Gain| (e.g., -1 V/V gives G_N = +2 V/V).




FIGURE 4-5: Recommended R_{ISO} Values for Capacitive Loads.

After selecting $R_{\rm ISO}$ for your circuit, double-check the resulting frequency response peaking and step response overshoot. Modify $R_{\rm ISO}$'s value until the response is reasonable. Bench evaluation and simulations with the MCP6071/2/4 SPICE macro model are very helpful.

4.4 Supply Bypass

With this family of operational amplifiers, the power supply pin (V_{DD} for single-supply) should have a local bypass capacitor (i.e., $0.01~\mu F$ to $0.1~\mu F$) within 2 mm for good high frequency performance. It can use a bulk capacitor (i.e., $1~\mu F$ or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

4.5 Unused Op Amps

An unused op amp in a quad package (MCP6074) should be configured as shown in Figure 4-6. These circuits prevent the output from toggling and causing crosstalk. Circuit A sets the op amp at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the op amp; the op amp buffers that reference voltage. Circuit B uses the minimum number of components and operates as a comparator, but it may draw more current.




FIGURE 4-6: Unused Op Amps.

4.6 PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow; which is greater than the MCP6071/2/4 family's bias current at +25°C (±1.0 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-7.




FIGURE 4-7: Example Guard Ring Layout for Inverting Gain.

- 1. Non-inverting Gain and Unity-Gain Buffer:
 - a.Connect the non-inverting pin $(V_{\rm IN}+)$ to the input with a wire that does not touch the PCB surface.
 - b.Connect the guard ring to the inverting input pin (V_{IN}–). This biases the guard ring to the common mode input voltage.
- 2. Inverting Gain and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors):
 - a.Connect the guard ring to the non-inverting input pin $(V_{IN}+)$. This biases the guard ring to the same reference voltage as the op amp (e.g., $V_{DD}/2$ or ground).
 - b.Connect the inverting pin $(V_{\text{IN}}-)$ to the input with a wire that does not touch the PCB surface.

4.7 Application Circuits

4.7.1 GYRATOR

The MCP6071/2/4 op amps can be used in gyrator applications. The gyrator is an electric circuit which can make a capacitive circuit behave inductively.

Figure 4-8 shows an example of a gyrator simulating inductance, with an approximately equivalent circuit below. The two $Z_{\rm IN}$ have similar values in typical applications. The primary application for a gyrator is to reduce the size and cost of a system by removing the need for bulky, heavy and expensive inductors. For example, RLC bandpass filter characteristics can be realized with capacitors, resistors and operational amplifiers without using inductors. Moreover, gyrators will typically have higher accuracy than real inductors, due to the lower cost of precision capacitors than inductors.




FIGURE 4-8: Gyrator.

4.7.2 INSTRUMENTATION AMPLIFIER

The MCP6071/2/4 op amps are well suited for conditioning sensor signals in battery-powered applications. Figure 4-9 shows a two op amp instrumentation amplifier, using the MCP6072, that works well for applications requiring rejection of common mode noise at higher gains. The reference voltage (V_{REF}) is supplied by a low impedance source. In single supply applications, V_{REF} is typically $V_{DD}/2$.




FIGURE 4-9: Two Op Amp Instrumentation Amplifier.

To obtain the best CMRR possible, and not limit the performance by the resistor tolerances, set a high gain with the $R_{\rm G}$ resistor.

4.7.3 PRECISION COMPARATOR

Use high gain before a comparator to improve the latter's input offset performance. Figure 4-10 shows a gain of 11 V/V placed before a comparator. The reference voltage V_{REF} can be any value between the supply rails.




FIGURE 4-10: Precision, Non-inverting Comparator.

5.0 DESIGN AIDS

Microchip provides the basic design tools needed for the MCP6071/2/4 family of op amps.

5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6071/2/4 op amps is available on the Microchip web site at www.microchip.com. The model was written and tested in official Orcad (Cadence) owned PSPICE. For the other simulators, it may require translation.

The model covers a wide aspect of the op amp's electrical specifications. Not only does the model cover voltage, current, and resistance of the op amp, but it also covers the temperature and noise effects on the behavior of the op amp. The model has not been verified outside of the specification range listed in the op amp data sheet. The model behaviors under these conditions can not be guaranteed that it will match the actual op amp performance.

Moreover, the model is intended to be an initial design tool. Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

5.2 FilterLab® Software

Microchip's FilterLab[®] software is an innovative software tool that simplifies analog active filter (using op amps) design. Available at no cost from the Microchip web site at www.microchip.com/filterlab, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

5.3 MAPS (Microchip Advanced Part Selector)

MAPS is a software tool that helps semiconductor professionals efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website at www.microchip.com/maps, the MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for Data Sheets, purchase, and sampling of Microchip parts.

5.4 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site at www.microchip.com/analogtools.

Some boards that are especially useful are:

- · MCP6XXX Amplifier Evaluation Board 1
- MCP6XXX Amplifier Evaluation Board 2
- MCP6XXX Amplifier Evaluation Board 3
- · MCP6XXX Amplifier Evaluation Board 4
- · Active Filter Demo Board Kit
- 5/6-Pin SOT-23 Evaluation Board, P/N VSUPEV2
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board, P/N SOIC8EV
- 14-Pin SOIC/TSSOP/DIP Evaluation Board, P/N SOIC14EV

5.5 Application Notes

The following Microchip Analog Design Note and Application Notes are available on the Microchip web site at www.microchip.com/appnotes and are recommended as supplemental reference resources.

- ADN003: "Select the Right Operational Amplifier for your Filtering Circuits", DS21821
- AN722: "Operational Amplifier Topologies and DC Specifications", DS00722
- AN723: "Operational Amplifier AC Specifications and Applications", DS00723
- AN884: "Driving Capacitive Loads With Op Amps", DS00884
- AN990: "Analog Sensor Conditioning Circuits An Overview", DS00990
- AN1177: "Op Amp Precision Design: DC Errors", DS01177
- AN1228: "Op Amp Precision Design: Random Noise", DS01228
- AN1332: "Current Sensing Circuit Concepts and Fundamentals", DS01332

These application notes and others are listed in the design guide:


• "Signal Chain Design Guide", DS21825


NOTES:

6.0 PACKAGING INFORMATION

6.1 Package Marking Information


5-Lead SOT-23 (MCP6071)





8-Lead SOIC (150 mil) (MCP6071, MCP6072)





8-Lead 2x3 TDFN (MCP6071, MCP6072)



Example:

AHE 044 25

Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)


can be found on the outer packaging for this package.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Package Marking Information (Continuation)










5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N	5			
Lead Pitch	е	0.95 BSC			
Outside Lead Pitch	e1	1.90 BSC			
Overall Height	А	0.90 – 1.45			
Molded Package Thickness	A2	0.89	_	1.30	
Standoff	A1	0.00	_	0.15	
Overall Width	E	2.20	_	3.20	
Molded Package Width	E1	1.30	_	1.80	
Overall Length	D	2.70	_	3.10	
Foot Length	L	0.10	_	0.60	
Footprint	L1	0.35	_	0.80	
Foot Angle	ф	0°	_	30°	
Lead Thickness	С	0.08	_	0.26	
Lead Width	b	0.20	_	0.51	

Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units **MILLIMETERS** Dimension Limits MIN NOM MAX Contact Pitch 0.95 BSC Ε Contact Pad Spacing С 2.80 Contact Pad Width (X5) Χ 0.60 Contact Pad Length (X5) Υ 1.10 Distance Between Pads G 1.70 GX 0.35 Distance Between Pads Overall Width Ζ 3.90

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2