# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## 24 MHz, 2.5 mA Rail-to-Rail Output (RRO) Op Amps

#### Features:

- · Gain-Bandwidth Product: 24 MHz
- · Slew Rate: 10 V/µs
- Noise: 10 nV/ $\sqrt{\text{Hz}}$  at 1 MHz)
- Low Input Bias Current: 4 pA (typical)
- · Ease of Use:
  - Unity-Gain Stable
  - Rail-to-Rail Output
  - Input Range including Negative Rail
  - No Phase Reversal
- Supply Voltage Range: +2.5V to +5.5V
- High Output Current: ±70 mA
- Supply Current: 2.5 mA/ch (typical)
- Low-Power Mode: 1 µA/ch
- Small Packages: SOT23-5, DFN
- Extended Temperature Range: -40°C to +125°C

#### **Typical Applications:**

- Fast Low-Side Current Sensing
- · Point-of-Load Control Loops
- Power Amplifier Control Loops
- Barcode Scanners
- Optical Detector Amplifier
- Multi-Pole Active Filter

#### **Design Aids:**

- · SPICE Macro Models
- FilterLab<sup>®</sup> Software
- Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards
- Application Notes

#### High Gain-Bandwidth Op Amp Portfolio

#### Channels/Package Gain-Bandwidth Model Family V<sub>OS</sub> (max.) l<sub>Q</sub>/Ch (typ.) MCP621/1S/2/3/4/5/9 1, 2, 4 20 MHz 0.2 mV 2.5 mA MCP631/2/3/4/5/9 1, 2, 4 8.0 mV 24 MHz 2.5 mA MCP651/1S/2/3/4/5/9 1, 2, 4 50 MHz 0.2 mV 6.0 mA MCP660/1/2/3/4/5/9 1.2.3.4 60 MHz 8.0 mV 6.0 mA

#### **Description:**

The Microchip Technology Inc. MCP631/2/3/4/5/9 family of operational amplifiers features high gain bandwidth product (24 MHz, typical) and high output short-circuit current (70 mA, typical). Some also provide a Chip Select ( $\overline{CS}$ ) pin that supports a low-power mode of operation. These amplifiers are optimized for high speed, low noise and distortion, single-supply operation with rail-to-rail output and an input that includes the negative rail.

This family is offered in single (MCP631), single with  $\overline{CS}$  pin (MCP633), dual (MCP632), dual with two  $\overline{CS}$  pins (MCP635), quad (MCP634) and quad with two Chip Select pins (MCP639). All devices are fully specified from -40°C to +125°C.

#### **Typical Application Circuit**



#### Package Types



#### 1.0 ELECTRICAL CHARACTERISTICS

#### 1.1 Absolute Maximum Ratings †

$V_{DD} - V_{SS}$ 6.5V
Current at Input Pins±2 mA
Analog Inputs (V <sub>IN</sub> + and V <sub>IN</sub> -) $\uparrow \uparrow$ . V <sub>SS</sub> – 1.0V to V <sub>DD</sub> + 1.0V
All other Inputs and Outputs $V_{SS}$ – 0.3V to $V_{DD}$ + 0.3V
Output Short-Circuit CurrentContinuous
Current at Output and Supply Pins±150 mA
Storage Temperature65°C to +150°C
Maximum Junction Temperature+150°C
ESD protection on all pins (HBM, MM)≥ 1 kV, 200V

**†** Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**††** See Section 4.1.2 "Input Voltage and Current Limits".

#### 1.2 Specifications

## DC ELECTRICAL SPECIFICATIONS

**Electrical Characteristics:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to +5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 \text{ k}\Omega$  to  $V_L$  and  $\overline{CS} = V_{SS}$  (refer to Figure 1-2).

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
Input Offset											
Input Offset Voltage	V <sub>OS</sub>	-8	±1.8	+8	mV						
Input Offset Voltage Drift	$\Delta V_{OS} / \Delta T_A$	_	±2.0	—	µV/°C	T <sub>A</sub> = -40°C to +125°C					
Power Supply Rejection Ratio	PSRR	61	76	—	dB						
Input Current and Impedance											
Input Bias Current	I <sub>B</sub>		4	—	pА						
Across Temperature	I <sub>B</sub>		100	—	pА	T <sub>A</sub> = +85°C					
Across Temperature	I <sub>B</sub>		1500	5000	pА	T <sub>A</sub> = +125°C					
Input Offset Current	I <sub>OS</sub>	_	±2	—	pА						
Common-Mode Input Impedance	Z <sub>CM</sub>	_	10 <sup>13</sup>   9	—	Ω  pF						
Differential Input Impedance	Z <sub>DIFF</sub>	_	10 <sup>13</sup>   2	—	Ω  pF						
Common Mode											
Common-Mode Input Voltage Range	V <sub>CMR</sub>	V <sub>SS</sub> - 0.3	—	V <sub>DD</sub> – 1.3	V	Note 1					
Common-Mode Rejection Ratio	CMRR	63	78	—	dB	$V_{DD}$ = 2.5V, $V_{CM}$ = -0.3V to 1.2V					
		66	81	—	dB	$V_{DD}$ = 5.5V, $V_{CM}$ = -0.3V to 4.2V					
Open-Loop Gain											
DC Open-Loop Gain (large signal)	A <sub>OL</sub>	88	115	—	dB	$V_{DD}$ = 2.5V, $V_{OUT}$ = 0.3V to 2.2V					
		94	124	—	dB	$V_{DD}$ = 5.5V, $V_{OUT}$ = 0.3V to 5.2V					
Output											
Maximum Output Voltage Swing	V <sub>OL</sub> , V <sub>OH</sub>	V <sub>SS</sub> + 20	_	V <sub>DD</sub> - 20	mV	V <sub>DD</sub> = 2.5V, G = +2, 0.5V Input Overdrive					
		V <sub>SS</sub> + 40	—	V <sub>DD</sub> - 40	mV	V <sub>DD</sub> = 5.5V, G = +2, 0.5V Input Overdrive					
Output Short-Circuit Current	I <sub>SC</sub>	±40	±85	±130	mA	V <sub>DD</sub> = 2.5V (Note 2)					
	I <sub>SC</sub>	±35	±70	±110	mA	V <sub>DD</sub> = 5.5V (Note 2)					
Power Supply											
Supply Voltage	V <sub>DD</sub>	2.5	—	5.5	V						
Quiescent Current per Amplifier	l <sub>Q</sub>	1.2	2.5	3.6	mA	No Load Current					

Note 1: See Figure 2-5 for temperature effects.

2: The I<sub>SC</sub> specifications are for design guidance only; they are not tested.

## AC ELECTRICAL SPECIFICATIONS

<b>Electrical Characteristics:</b> Unless otherwise indicated, $T_A = \pm 25^{\circ}C$ , $V_{DD} = \pm 2.5V$ to $\pm 5.5V$ , $V_{SS} = GND$ , $V_{CM} = V_{DD}/2$ , $V_{OUT} \approx V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L = 2 \text{ k}\Omega$ to $V_L$ , $C_L = 50 \text{ pF}$ and $\overline{CS} = V_{SS}$ (refer to Figure 1-2).												
Parameters	Sym.	Sym. Min. Typ. Max. Units		Conditions								
AC Response												
Gain-Bandwidth Product	GBWP		24		MHz							
Phase Margin	PM		65		0	G = +1						
Open-Loop Output Impedance	R <sub>OUT</sub>	—	20	_	Ω							
AC Distortion												
Total Harmonic Distortion plus Noise	THD + N		0.0015		%	G = +1, V <sub>OUT</sub> = 2V <sub>P-P</sub> , f = 1 kHz, V <sub>DD</sub> = 5.5V, BW = 80 kHz						
Step Response												
Rise Time, 10% to 90%	t <sub>r</sub>		20		ns	G = +1, V <sub>OUT</sub> = 100 mV <sub>P-P</sub>						
Slew Rate	SR	—	10	_	V/µs	G = +1						
Noise												
Input Noise Voltage	E <sub>ni</sub>		16		$\mu V_{P-P}$	f = 0.1 Hz to 10 Hz						
Input Noise Voltage Density	e <sub>ni</sub>	_	10		nV/√Hz	f = 1 MHz						
Input Noise Current Density	i <sub>ni</sub>		4		fA/√Hz	f = 1 kHz						

## DIGITAL ELECTRICAL SPECIFICATIONS

 $\label{eq:constraint} \fbox{ \begin{array}{c} \textbf{Electrical Characteristics: } \textbf{Unless otherwise indicated, } \textbf{T}_{A} = +25^{\circ}\text{C}, \textbf{V}_{DD} = +2.5\text{V to } +5.5\text{V}, \textbf{V}_{SS} = \text{GND}, \textbf{V}_{CM} = \textbf{V}_{DD}/2, \\ \textbf{V}_{OUT} \approx \textbf{V}_{DD}/2, \textbf{V}_{L} = \textbf{V}_{DD}/2, \textbf{R}_{L} = 2 \ \text{k}\Omega \ \text{to } \textbf{V}_{L}, \textbf{C}_{L} = 50 \ \text{pF} \ \text{and} \ \overline{\text{CS}} = \textbf{V}_{SS} \ (\text{refer to Figures 1-1 and 1-2}). \end{array}}$ 

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
CS Low Specifications											
CS Logic Threshold, Low	V <sub>IL</sub>	V <sub>SS</sub>		0.2V <sub>DD</sub>	V						
CS Input Current, Low	I <sub>CSL</sub>		0.1	_	nA	$\overline{CS} = 0V$					
CS High Specifications											
CS Logic Threshold, High	V <sub>IH</sub>	0.8V <sub>DD</sub>		V <sub>DD</sub>	V						
CS Input Current, High	I <sub>CSH</sub>		0.7	_	μA	$\overline{\text{CS}} = \text{V}_{\text{DD}}$					
GND Current	I <sub>SS</sub>	-2	-1	_	μA						
CS Internal Pull-Down Resistor	R <sub>PD</sub>		5	_	MΩ						
Amplifier Output Leakage	I <sub>O(LEAK)</sub>		50	_	nA	$\overline{\text{CS}}$ = V <sub>DD</sub> , T <sub>A</sub> = +125°C					
CS Dynamic Specifications											
CS Input Hysteresis	V <sub>HYST</sub>	_	0.25	—	V						
CS High to Amplifier Off Time (output goes High Z)	t <sub>OFF</sub>	_	200	_	ns	$\frac{G = +1 \text{ V/V}, \text{ V}_{L} = \text{V}_{SS},}{CS} = 0.8\text{V}_{DD} \text{ to } \text{V}_{OUT} = 0.1(\text{V}_{DD}/2)$					
CS Low to Amplifier On Time	t <sub>ON</sub>	_	2	10	μs	$\frac{G = +1 \text{ V/V, V}_{L} = V_{SS},}{\overline{CS} = 0.2V_{DD} \text{ to } V_{OUT} = 0.9(V_{DD}/2)}$					

#### TEMPERATURE SPECIFICATIONS

<b>Electrical Characteristics:</b> Unless otherwise indicated, all limits are specified for: $V_{DD}$ = +2.5V to +5.5V, $V_{SS}$ = GND.												
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions						
Temperature Ranges												
Specified Temperature Range	T <sub>A</sub>	-40	—	+125	°C							
Operating Temperature Range	T <sub>A</sub>	-40	—	+125	°C	Note 1						
Storage Temperature Range	T <sub>A</sub>	-65	—	+150	°C							
Thermal Package Resistances												
Thermal Resistance, 5L-SOT-23	θ <sub>JA</sub>		201.0		°C/W							
Thermal Resistance, 6L-SOT-23	θ <sub>JA</sub>	_	190.5	_	°C/W							
Thermal Resistance, 8L-2x3 TDFN	θ <sub>JA</sub>	_	52.5	_	°C/W							
Thermal Resistance, 8L-3x3 DFN	θ <sub>JA</sub>	_	56.7	_	°C/W	Note 2						
Thermal Resistance, 8L-SOIC	θ <sub>JA</sub>	_	149.5	_	°C/W							
Thermal Resistance, 10L-3x3 DFN	θ <sub>JA</sub>	_	54.0	_	°C/W	Note 2						
Thermal Resistance, 10L-MSOP	θ <sub>JA</sub>	_	202	_	°C/W							
Thermal Resistance, 14L-SOIC	θ <sub>JA</sub>	_	90.8	_	°C/W							
Thermal Resistance, 14L-TSSOP	θ <sub>JA</sub>	_	100	_	°C/W							
Thermal Resistance, 16L-4x4-QFN	θ <sub>JA</sub>		52.1	_	°C/W	Note 2						

**Note 1:** Operation must not cause T<sub>J</sub> to exceed Maximum Junction Temperature specification (+150°C).

2: Measured on a standard JC51-7, four-layer printed circuit board with ground plane and vias.

#### 1.3 Timing Diagram



#### FIGURE 1-1: Timing Diagram.

#### 1.4 Test Circuits

The circuit used for most DC and AC tests is shown in Figure 1-2. It independently sets V<sub>CM</sub> and V<sub>OUT</sub>; see Equation 1-1. The circuit's Common-Mode voltage is  $(V_P + V_M)/2$ , not V<sub>CM</sub>. V<sub>OST</sub> includes V<sub>OS</sub> plus the effects of temperature, CMRR, PSRR and A<sub>OL</sub>.

#### **EQUATION 1-1:**

$$\begin{split} G_{DM} &= \frac{R_F}{R_G} \\ G_N &= 1 + G_{DM} \\ V_{CM} &= V_P \left( 1 - \frac{1}{G_N} \right) + V_{REF} \left( \frac{1}{G_N} \right) \\ V_{OST} &= V_{IN-} - V_{IN+} \\ V_{OUT} &= V_{REF} + (V_P - V_M) G_{DM} + V_{OST} G_N \end{split}$$

Where:

$$G_{DM}$$
 = Differential Mode Gain (V/V)

$$G_N$$
 = Noise Gain (V/V)



FIGURE 1-2: AC and DC Test Circuit for Most Specifications.

#### 2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated,  $T_A = +25^{\circ}$ C,  $V_{DD} = +2.5$ V to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 k\Omega$  to  $V_L$ ,  $C_L = 50 \text{ pF}$  and  $\overline{CS} = V_{SS}$ .



FIGURE 2-1:

Input Offset Voltage.









FIGURE 2-4: Input Offset Voltage vs. Output Voltage.



FIGURE 2-5: Low-Input Common-Mode Voltage Headroom vs. Ambient Temperature.







**FIGURE 2-7:** Input Offset Voltage vs. Common-Mode Voltage with  $V_{DD} = 2.5V$ .



**FIGURE 2-8:** Input Offset Voltage vs. Common-Mode Voltage with  $V_{DD} = 5.5V$ .



FIGURE 2-9: CMRR and PSRR vs. Ambient Temperature.



**FIGURE 2-10:** DC Open-Loop Gain vs. Ambient Temperature.



*FIGURE 2-11:* DC Open-Loop Gain vs. Load Resistance.



**FIGURE 2-12:** Input Bias and Offset Currents vs. Ambient Temperature with  $V_{DD} = 5.5V$ .



**FIGURE 2-13:** Input Bias Current vs. Input Voltage (below  $V_{SS}$ ).



**FIGURE 2-14:** Input Bias and Offset Currents vs. Common-Mode Input Voltage with  $T_A = +85^{\circ}C$ .



**FIGURE 2-15:** Input Bias and Offset Currents vs. Common-Mode Input Voltage with  $T_A = +125$  °C.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 k\Omega$  to  $V_L$ ,  $C_L = 50 pF$  and  $\overline{CS} = V_{SS}$ .

#### 2.2 Other DC Voltages and Currents



FIGURE 2-16: Output Voltage Headroom vs. Output Current.



FIGURE 2-17: Output Voltage Headroom vs. Ambient Temperature.



FIGURE 2-18: Output Short-Circuit Current vs. Power Supply Voltage.



FIGURE 2-19: Supply Current vs. Power Supply Voltage.



FIGURE 2-20: Supply Current vs. Common-Mode Input Voltage.

#### 2.3 Frequency Response



FIGURE 2-21: Frequency.









**FIGURE 2-23:** Gain-Bandwidth Product and Phase Margin vs. Ambient Temperature.



**FIGURE 2-24:** Gain-Bandwidth Product and Phase Margin vs. Common-Mode Input Voltage.



FIGURE 2-25: Gain-Bandwidth Product and Phase Margin vs. Output Voltage.



FIGURE 2-26: Closed-Loop Output Impedance vs. Frequency.



FIGURE 2-27: Gain Peaking vs. Normalized Capacitive Load.



FIGURE 2-28: Channel-to-Channel Separation vs. Frequency.

#### 2.4 Noise and Distortion



FIGURE 2-29: Inp vs. Frequency.



**FIGURE 2-30:** Input Noise Voltage Density vs. Input Common-Mode Voltage with f = 100 Hz.



**FIGURE 2-31:** Input Noise Voltage Density vs. Input Common-Mode Voltage with f = 1 MHz.



FIGURE 2-32: Input Noise vs. Time with 0.1 Hz Filter.



FIGURE 2-33: THD+N vs. Frequency.

Note: Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to 5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 k\Omega$  to  $V_L$ ,  $C_L = 50 \text{ pF}$  and  $\overline{CS} = V_{SS}$ .

#### 2.5 **Time Response**



FIGURE 2-34: Non-Inverting Small Signal Step Response.



FIGURE 2-35: Non-Inverting Large Signal Step Response.



FIGURE 2-36: Response.

Inverting Small Signal Step



FIGURE 2-37: Inverting Large Signal Step Response.



FIGURE 2-38: The MCP631/2/3/4/5/9 Family Shows No Input Phase Reversal With Overdrive.



Temperature.



FIGURE 2-40: Maximum Output Voltage Swing vs. Frequency.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.5V$  to 5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/3$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 2 k\Omega$  to  $V_L$ ,  $C_L = 50 pF$  and  $\overline{CS} = V_{SS}$ .

#### 2.6 Chip Select Response



FIGURE 2-41: CS Current vs. Power Supply Voltage.



**FIGURE 2-42:**  $\overline{CS}$  and Output Voltages vs. Time with  $V_{DD} = 2.5V$ .



**FIGURE 2-43:**  $\overline{CS}$  and Output Voltages vs. Time with  $V_{DD} = 5.5V$ .



**FIGURE 2-44:** CS Hysteresis vs. Ambient Temperature.



**FIGURE 2-45:** CS Turn-On Time vs. Ambient Temperature.



FIGURE 2-46: $\overline{CS}$  Pull-Down Resistor $(R_{PD})$  vs. Ambient Temperature.



FIGURE 2-47: Quiescent Current in Shutdown vs. Power Supply Voltage.



Output Leakage Current vs.

## 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

#### TABLE 3-1: PIN FUNCTION TABLE

	MCP631		MCD632		MCD622	500 LOW		MCP634	MCP635		MCP639	Iodm	Description
SOIC	SOT -23	2x3 TDFN	SOIC	3x3 DFN	SOIC	SOT- 23	SOIC	TSSOP	MSOP	3x3 DFN	QFN	Ś	
2	4	2	2	2	2	4	2	2	2	2	1	V <sub>IN</sub> -, V <sub>INA</sub> -	Inverting Input (op amp A)
3	3	3	3	3	3	3	3	3	3	3	2	V <sub>IN</sub> +, V <sub>INA</sub> +	Non-Inverting Input (op amp A)
7	5	7	8	8	7	6	4	4	10	10	3	V <sub>DD</sub>	Positive Power Supply
_		—	5	5			5	5	7	7	4	V <sub>INB</sub> +	Non-Inverting Input (op amp B)
—	_	_	6	6	_	_	6	6	8	8	5	V <sub>INB</sub> -	Inverting Input (op amp B)
—		_	7	7			7	7	9	9	6	V <sub>OUTB</sub>	Output (op amp B)
_		—	—	_			_	_	—	_	7	CSBC	Chip Select Digital Input (op amp B and C)
—							8	8			8	V <sub>OUTC</sub>	Output (op amp C)
—	_	_	_	_	_	_	9	9	—	_	9	V <sub>INC</sub> -	Inverting Input (op amp C)
		—	—	—			10	10	—	—	10	V <sub>INC</sub> +	Non-Inverting Input (op amp C)
4	2	4	4	4	4	2	11	11	4	4	11	V <sub>SS</sub>	Negative Power Supply
_	_	—	—	_	—	—	12	12	—	—	12	V <sub>IND</sub> +	Non-Inverting Input (op amp D)
	_	—			_	_	13	13	—		13	V <sub>IND</sub> -	Inverting Input (op amp D)
—	—	—	—	—	—	—	14	14	—		14	V <sub>OUTD</sub>	Output (op amp D)
_		—	—	—			—	_	—	—	15	CSAD	Chip Select Digital Input (op amp A and D)
6	1	6	1	1	6	1	1	1	1	1	16	V <sub>OUT</sub> , V <sub>OUTA</sub>	Output (op amp A)
—		9	_	9			_	_	_	11	17	EP	Exposed Thermal Pad (EP); must be connected to V <sub>SS</sub>
_	_		_	_	8	5		—	5	5	_	$\overline{\text{CS}}, \overline{\text{CSA}}$	Chip Select Digital Input (op amp A)
_	—	_	_	—		—	_		6	6	—	CSB	Chip Select Digital Input (op amp B)
1,5, 8	_	1, 5, 8		_	1, 5					_	_	NC	No Internal Connection

#### 3.1 Analog Outputs

The analog output pins ( $\ensuremath{\mathsf{V}_{\mathsf{OUT}}}\xspace)$  are low-impedance voltage sources.

#### 3.2 Analog Inputs

The non-inverting and inverting inputs (V\_{IN}+, V\_{IN}-, ...) are high-impedance CMOS inputs with low bias currents.

#### 3.3 Power Supply Pins

The positive power supply (V<sub>DD</sub>) is 2.5V to 5.5V higher than the negative power supply (V<sub>SS</sub>). For normal operation, the other pins are between V<sub>SS</sub> and V<sub>DD</sub>.

Typically, these parts are used in a single (positive) supply configuration. In that case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need bypass capacitors.

## 3.4 Chip Select Digital Input (CS)

This input  $(\overline{CS})$  is a CMOS, Schmitt-triggered input that places the part into a low-power mode of operation.

#### 3.5 Exposed Thermal Pad (EP)

There is an internal connection between the exposed thermal pad (EP) and the  $V_{\rm SS}$  pin; they must be connected to the same potential on the printed circuit board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance ( $\theta_{JA}$ ).

#### 4.0 APPLICATIONS

The MCP631/2/3/4/5/9 family is manufactured using the Microchip state-of-the-art CMOS process. It is designed for low-cost, low-power and high-speed applications. Its low supply voltage, low quiescent current and wide bandwidth make the MCP631/2/3/4/5/9 ideal for battery-powered applications.

#### 4.1 Input

#### 4.1.1 PHASE REVERSAL

The input devices are designed to exhibit no phase inversion when the input pins exceed the supply voltages. Figure 2-38 shows an input voltage exceeding both supplies with no phase inversion.

## 4.1.2 INPUT VOLTAGE AND CURRENT LIMITS

The electrostatic discharge (ESD) protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors and to minimize input bias current ( $I_B$ ). The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go too far above  $V_{DD}$ ; their breakdown voltage is high enough to allow normal operation and low enough to bypass quick ESD events within the specified limits.



Structures.

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents (and voltages) at the input pins (see **Section 1.1 "Absolute Maximum Ratings †"**). Figure 4-2 shows the recommended approach to protecting these inputs.

The internal ESD diodes prevent the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) from going too far below ground, while the resistors R<sub>1</sub> and R<sub>2</sub> limit the possible current drawn out of the input pins. Diodes D<sub>1</sub> and D<sub>2</sub> prevent the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) from going too far above V<sub>DD</sub> and dump any currents onto V<sub>DD</sub>.

When implemented as shown, resistors  $R_1$  and  $R_2$  also limit the current through  $D_1$  and  $D_2$ .



FIGURE 4-2: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of the resistors R<sub>1</sub> and R<sub>2</sub>. If so, the currents through the diodes D<sub>1</sub> and D<sub>2</sub> need to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins (V<sub>IN</sub>+ and V<sub>IN</sub>-) should be very small.

A significant amount of current can flow out of the inputs (through the ESD diodes) when the Common-Mode voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ); see Figure 2-13. Applications that are high-impedance may need to limit the usable voltage range.

#### 4.1.3 NORMAL OPERATION

The input stage of the MCP631/2/3/4/5/9 op amps uses a differential PMOS input stage. It operates at low Common-Mode input voltages (V<sub>CM</sub>), with V<sub>CM</sub> between V<sub>SS</sub> – 0.3V and V<sub>DD</sub> – 1.3V. To ensure proper operation, the input offset voltage (V<sub>OS</sub>) is measured at both V<sub>CM</sub> = V<sub>SS</sub> – 0.3V and V<sub>CM</sub> = V<sub>DD</sub> – 1.3V. See Figures 2-5 and 2-6 for temperature effects.

When operating at very low non-inverting gains, the output voltage is limited at the top by the V<sub>CM</sub> range (<  $V_{DD} - 1.3V$ ); see Figure 4-3.



**FIGURE 4-3:** Unity-Gain Voltage Limitations for Linear Operation.

#### 4.2 Rail-to-Rail Output

#### 4.2.1 MAXIMUM OUTPUT VOLTAGE

The maximum output voltage (see Figures 2-16 and 2-17) describes the output range for a given load. For instance, the output voltage swings to within 50 mV of the negative rail with a 1 k $\Omega$  load tied to V<sub>DD</sub>/2.

#### 4.2.2 OUTPUT CURRENT

Figure 4-4 shows the possible combinations of output voltage ( $V_{OUT}$ ) and output current ( $I_{OUT}$ ), when  $V_{DD}$  = 5.5V.

 $\mathsf{I}_{\mathsf{OUT}}$  is positive when it flows out of the op amp into the external circuit.



#### 4.2.3 POWER DISSIPATION

Since the output short-circuit current  $(I_{SC})$  is specified at  $\pm$ 70 mA (typical), these op amps are capable of both delivering and dissipating significant power.



FIGURE 4-5: Calculations.

Diagram for Power

Figure 4-5 shows the power calculations used for a single op amp:

- $R_{SER}$  is  $0\Omega$  in most applications and can be used to limit  $I_{OUT}$
- V<sub>OUT</sub> is the op amp's output voltage.
- V<sub>L</sub> is the voltage at the load.
- V<sub>LG</sub> is the load's ground point.
- V<sub>SS</sub> is usually ground (0V).

The input currents are assumed to be negligible. The currents shown in Figure 4-5 can be approximated using Equation 4-1:

#### **EQUATION 4-1:**

$$\begin{split} I_{OUT} &= I_L = \frac{V_{OUT} - V_{LG}}{R_{SER} + R_L} \\ I_{DD} \approx I_Q + max(0, I_{OUT}) \\ I_{SS} \approx -I_Q + min(0, I_{OUT}) \end{split}$$

Where:

I<sub>Q</sub> = Quiescent supply current

The instantaneous op amp power ( $P_{OA}(t)$ ),  $R_{SER}$  power ( $P_{RSER}(t)$ ) and load power ( $P_L(t)$ ) are:

#### **EQUATION 4-2:**

$$\begin{split} P_{OA}(t) &= I_{DD} \left( V_{DD} - V_{OUT} \right) + I_{SS} \left( V_{SS} - V_{OUT} \right) \\ P_{RSER}(t) &= I_{OUT}^{2} R_{SER} \\ P_{L}(t) &= I_{L}^{2} R_{L} \end{split}$$

The maximum op amp power, for resistive loads, occurs when  $V_{OUT}$  is halfway between  $V_{DD}$  and  $V_{LG}$  or halfway between  $V_{SS}$  and  $V_{LG}.$ 

#### **EQUATION 4-3:**

$$P_{OAmax} \le \frac{max^2(V_{DD} - V_{LG}, V_{LG} - V_{SS})}{4(R_{SER} + R_L)}$$

The maximum ambient to junction temperature rise  $(\Delta T_{JA})$  and junction temperature  $(T_J)$  can be calculated using  $P_{OAmax}$ , the ambient temperature  $(T_A)$ , the package thermal resistance  $(\theta_{JA}$ , found in the Temperature Specifications table) and the number of op amps in the package (assuming equal power dissipations), as shown in Equation 4-4:

**EQUATION 4-4:** 

$$\begin{split} \Delta T_{JA} &= P_{OA}(t) \, \theta_{JA} \leq n P_{OAmax} \, \theta_{JA} \\ T_J &= T_A + \Delta T_{JA} \end{split}$$

Where:

n = Number of op amps in the package (1, 2)

The power derating across temperature for an op amp in a particular package can be easily calculated (assuming equal power dissipations):

#### **EQUATION 4-5:**

$$P_{OAmax} \le \frac{T_{Jmax} - T_A}{n \theta_{JA}}$$

Where:

 $T_{Jmax}$  = Absolute maximum junction temperature

Several techniques are available to reduce  ${\scriptstyle \Delta T_{JA}}$  for a given  $P_{OAmax}$ :

- Lower θ<sub>JA</sub>
  - Use another package
  - PCB layout (ground plane, etc.)
  - Heat sinks and air flow
- Reduce P<sub>OAmax</sub>
  - Increase R<sub>L</sub>
  - Limit I<sub>OUT</sub> (using R<sub>SER</sub>)
  - Decrease V<sub>DD</sub>

#### 4.3 Improving Stability

#### 4.3.1 CAPACITIVE LOADS

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the phase margin (stability) of the feedback loop decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity-gain buffer (G = +1) is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., > 20 pF when G = +1), a small series resistor at the output ( $R_{ISO}$  in Figure 4-6) improves the phase margin of the feedback loop by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 4-6:** Output Resistor, R<sub>ISO</sub>, Stabilizes Large Capacitive Loads.

Figure 4-7 gives recommended  $R_{ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1 + |Signal Gain| (e.g., -1 V/V gives  $G_N$  = +2 V/V).



**FIGURE 4-7:** Recommended R<sub>ISO</sub> Values for Capacitive Loads.

After selecting  $R_{ISO}$ , double-check the resulting frequency response peaking and step response overshoot. Modify the value of  $R_{ISO}$  until the response is reasonable. Bench evaluation and simulations with the MCP631/2/3/4/5/9 SPICE macro model are helpful.

#### 4.3.2 GAIN PEAKING

Figure 4-8 shows an op amp circuit that represents non-inverting amplifiers (V<sub>M</sub> is a DC voltage and V<sub>P</sub> is the input) or inverting amplifiers (V<sub>P</sub> is a DC voltage and V<sub>M</sub> is the input). The capacitances C<sub>N</sub> and C<sub>G</sub> represent the total capacitance at the input pins; they include the op amp's Common-Mode input capacitance (C<sub>CM</sub>), board parasitic capacitance and any capacitor placed in parallel.





Amplifier with Parasitic

 $C_G$  acts in parallel with  $R_G$  (except for a gain of +1 V/V), which causes an increase in gain at high frequencies.  $C_G$  also reduces the phase margin of the feedback loop, which becomes less stable. This effect can be reduced by either reducing  $C_G$  or  $R_F$ .

 $C_N$  and  $R_N$  form a low-pass filter that affects the signal at  $V_P$ . This filter has a single real pole at  $1/(2\pi R_N C_N)$ .

The largest value of R<sub>F</sub> that should be used depends on the noise gain (see G<sub>N</sub> in Section 4.3.1 "Capacitive Loads"), CG and the open-loop gain's phase shift. Figure 4-9 shows the maximum recommended  $R_F$  for several  $C_G$  values. Some applications may modify these values to reduce either output loading or gain peaking (step response overshoot).



R<sub>F</sub> vs. Gain.

Maximum Recommended

Figures 2-34 and 2-35 show the small signal and large signal step responses at G = +1 V/V. The unity-gain buffer usually has  $R_F = 0\Omega$  and  $R_G$  open.

Figures 2-36 and 2-37 show the small signal and large signal step responses at G = -1 V/V. Since the noise gain is 2 V/V and  $C_G \approx 10 \mbox{ pF},$  the resistors were chosen to be  $R_F = R_G = 1 \text{ k}\Omega$  and  $R_N = 500\Omega$ .

It is also possible to add a capacitor (C<sub>F</sub>) in parallel with R<sub>F</sub> to compensate for the destabilizing effect of C<sub>G</sub>. This makes it possible to use larger values of R<sub>F</sub>. The conditions for stability are summarized in Equation 4-6.

#### EQUATION 4-6:



#### 4.4 MCP633, MCP635 and MCP639 **Chip Select**

The MCP633 is a single amplifier with Chip Select (CS). When CS is pulled high, the supply current drops to 1  $\mu$ A (typical) and flows through the CS pin to V<sub>SS</sub>. When this happens, the amplifier output is put into a high-impedance state. By pulling CS low, the amplifier is enabled. The  $\overline{CS}$  pin has an internal 5 M $\Omega$  (typical) pull-down resistor connected to V<sub>SS</sub>, so it will go low if the CS pin is left floating. Figures 1-1, 2-42 and 2-43 show the output voltage and supply current response to a CS pulse.

The MCP635 is a dual amplifier with two CS pins; CSA controls op amp A and CSB controls op amp B. These op amps are controlled independently, with an enabled quiescent current (I<sub>Q</sub>) of 2.5 mA/amplifier (typical) and a disabled  $I_Q$  of 1  $\mu$ A/amplifier (typical). The  $I_Q$  seen at the supply pins is the sum of the two op amps'  $I_{\Omega}$ ; the typical value for the  $I_{Q}$  of the MCP635 will be 2  $\mu$ A, 2.5 mA or 5 mA when there are 0, 1 or 2 amplifiers enabled, respectively.

The MCP639 is a quad amplifier with two  $\overline{\text{CS}}$  pins;  $\overline{\text{CSB}}$ controls op amp B and CSD controls op amp D.

#### 4.5 Power Supply

With this family of operational amplifiers, the Power Supply pin (V<sub>DD</sub> for single supply) should have a local bypass capacitor (i.e., 0.01  $\mu F$  to 0.1  $\mu F$  ) within 2 mm for good high-frequency performance. Surface mount, multilayer ceramic capacitors, or their equivalent, should be used.

These op amps require a bulk capacitor (i.e., 2.2  $\mu F$  or larger) within 50 mm to provide large, slow currents. Tantalum capacitors, or their equivalent, may be a good choice. This bulk capacitor can be shared with other nearby analog parts as long as crosstalk through the supplies does not prove to be a problem.

#### 4.6 High-Speed PCB Layout

These op amps are fast enough that a little extra care in the printed circuit board (PCB) layout can make a significant difference in performance. Good PCB layout techniques will help achieve the performance shown in the specifications and typical performance curves; it will also help minimize electromagnetic compatibility (EMC) issues.

Use a solid ground plane. Connect the bypass local capacitor(s) to this plane with minimal length traces. This cuts down inductive and capacitive crosstalk.

Separate digital from analog, low-speed from high-speed, and low-power from high-power. This will reduce interference.

Keep sensitive traces short and straight. Separate them from interfering components and traces. This is especially important for high-frequency (low rise time) signals.

Sometimes, it helps to place guard traces next to victim traces. They should be on both sides of the victim trace and as close as possible. Connect guard traces to ground plane at both ends and in the middle for long traces.

Use coax cables, or low-inductance wiring, to route signal and power to and from the PCB. Mutual and self-inductance of power wires is often a cause of crosstalk and unusual behavior.

#### 4.7 Typical Applications

#### 4.7.1 POWER DRIVER WITH HIGH GAIN

Figure 4-10 shows a power driver with high gain  $(1 + R_2/R_1)$ . The short-circuit current of the MCP631/2/3/4/5/9 op amps makes it possible to drive significant loads. The calibrated input offset voltage supports accurate response at high gains.  $R_3$  should be small and equal to  $R_1||R_2$  in order to minimize the bias current induced offset.





#### 4.7.2 OPTICAL DETECTOR AMPLIFIER

Figure 4-11 shows a transimpedance amplifier, using the MCP63X op amp, in a photo detector circuit. The photo detector is a capacitive current source. R<sub>F</sub> provides enough gain to produce 10 mV at V<sub>OUT</sub>. C<sub>F</sub> stabilizes the gain and limits the transimpedance bandwidth to about 1.1 MHz. The parasitic capacitance of R<sub>F</sub> (e.g., 0.2 pF for a 0805 SMD) acts in parallel with C<sub>F</sub>.



**FIGURE 4-11:** Transimpedance Amplifier for an Optical Detector.

#### 4.7.3 H-BRIDGE DRIVER

Figure 4-12 shows the MCP632 dual op amp used as a H-bridge driver. The load could be a speaker or a DC motor.



This circuit automatically makes the noise gains ( $G_N$ ) equal when the gains are set properly, so that the frequency responses match well (in magnitude and in phase). Equation 4-7 shows how to calculate  $R_{GT}$  and  $R_{GB}$  so that both op amps have the same DC gains;  $G_{DM}$  needs to be selected first.

#### **EQUATION 4-7:**

$$\begin{split} G_{DM} &= \frac{V_{OT} - V_{OB}}{V_{IN} - \frac{V_{DD}}{2}} \geq 1 \ V/V \\ R_{GT} &= \frac{R_F}{\frac{G_{DM}}{2} - 1} \\ R_{GB} &= \frac{R_F}{\frac{G_{DM}}{2}} \end{split}$$

Equation 4-8 gives the resulting Common-Mode and Differential mode output voltages.

#### **EQUATION 4-8:**

$$\frac{V_{OT} + V_{OB}}{2} = \frac{V_{DD}}{2}$$
$$V_{OT} - V_{OB} = G_{DM} \left( V_{IN} - \frac{V_{DD}}{2} \right)$$