

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









1 MHz, 45 μA Op Amps

Features

Low Quiescent Current: 45 μA (typical)
 Gain Bandwidth Product: 1 MHz (typical)

· Rail-to-Rail Input and Output

• Supply Voltage Range: 1.8V to 6.0V

· Unity Gain Stable

• Extended Temperature Ranges:

- -40°C to +125°C (E temp)

- 40°C to +150°C (H temp)

· No Phase Reversal


Applications

- · Portable Equipment
- · Battery Powered System
- · Medical Instrumentation
- · Automotive Electronics
- · Data Acquisition Equipment
- · Sensor Conditioning
- · Analog Active Filters

Design Aids

- · SPICE Macro Models
- FilterLab[®] Software
- Microchip Advanced Part Selector (MAPS)
- · Analog Demonstration and Evaluation Boards
- · Application Notes

Typical Application




Description


The Microchip Technology Inc. MCP6401/1R/1U/2/4/6/7/9 family of operational amplifiers (op amps) has low quiescent current (45 μ A, typical) and rail-to-rail input and output operation. This family is unity gain stable and has a gain bandwidth product of 1 MHz (typical). These devices operate with a power supply voltage of 1.8V to 6.0V. These features make the family of op amps well suited for single-supply, battery-powered applications.

The MCP6401/1R/1U/2/4/6/7/9 family is designed with Microchip's advanced CMOS process and offered in single, dual and quad packages. The devices are available in two extended temperature ranges (E temp and H temp) with different package types, which makes them well-suited for automotive and industrial applications.

E Temp Package Types



H Temp Package Types



1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings †

V _{DD} – V _{SS}
Current at Input Pins±2 mA
Analog Inputs (V $_{IN^+},V_{IN^-}) \uparrow \uparrowV_{SS} - 1.0 V$ to V_{DD} + $1.0 V$
All Other Inputs and Outputs $V_{SS} - 0.3 \mbox{V}$ to $V_{DD} + 0.3 \mbox{V}$
Difference Input Voltage $ V_{DD} - V_{SS} $
Output Short-Circuit CurrentContinuous
Current at Output and Supply Pins±30 mA
Storage Temperature65°C to +150°C
Maximum Junction Temperature (T _J)+155°C
ESD Protection on All Pins (HBM; MM; CDM) \geq 4 kV; 300V, 1500V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.1.2 "Input Voltage Limits".

1.2 MCP6401/1R/1U/2/4 Electrical Specifications

DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8v$ to $+6.0v$, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}D/2$ and $R_L = 100$ kΩ to V_L (Refer to Figure 1-1).										
Parameters	Sym	Min	Тур	Max	Units	Temp	Parts (Note 1)	Conditions		
Input Offset										
Input Offset Voltage	V _{OS}	-4.5	±0.8	+4.5	mV		E, H	V _{CM} = V _{SS}		
		_	±1.0	_	mV	+125°C	Е			
		_	±1.5	_	mV	+150°C	Н			
Input Offset Drift with Temperature	$\Delta V_{OS}/\Delta T_{A}$	_	±2.0	ı	μV/°C	-40°C to +125°C	E	$V_{CM} = V_{SS}$		
		_	±2.5	_	μV/°C	-40°C to +150°C	Н			
Power Supply	PSRR	63	78	_	dB		E, H	V _{CM} = V _{SS}		
Rejection Ratio		_	75	_	dB	+125°C	Е			
		_	73		dB	+150°C	Н			
Input Bias Current ar	nd Impedan	ce								
Input Bias Current	Ι _Β	_	1	100	pА		E, H			
		_	30		pА	+85°C	E, H			
		_	800		pА	+125°C	E			
		_	7		nA	+150°C	Н			
Input Offset Current	Ios	_	1	_	pА		E, H			
		_	5	_	pА	+85°C	E, H			
			20	_	pА	+125°C	Е			
		_	45	_	pА	+150°C	Н			

Note 1: E part stands for the one whose operating temperature range is from -40°C to +125°C and H part stands for the one whose operating temperature range is from -40°C to +150°C.

2: Figure 2-14 shows how V_{CMR} changes across temperature.

DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8v$ to +6.0v, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_{L} = V_{DD}D/2$ and $R_{L} = 100 \text{ k}\Omega$ to V_{L} (Refer to Figure 1-1). **Parts Parameters** Svm Min Тур Max Units Temp Conditions (Note 1) 10¹³||6 Common Mode Input Z_{CM} $\Omega || pF$ E. H Impedance 10¹³||6 Differential Input $\Omega || pF$ E, H ZDIFF Impedance **Common Mode** Common Mode Input V_{CMR} V_{SS} -0.20 V_{DD}+0.20 ٧ E, H $V_{DD} = 1.8V$ Voltage Range ٧ $V_{SS}-0.05$ $V_{DD} + 0.05$ +125°C Ε (Note 2) ٧ +150°C Н V_{SS} V_{DD} ٧ V_{SS} -0.30 $V_{DD} + 0.30$ E, H $V_{DD} = 6.0V$ ٧ $V_{SS}-0.15$ $V_{DD} + 0.15$ +125°C Ε V_{SS}-0.10 ٧ V_{DD}+0.10 +150°C Н $V_{CM} = -0.2V \text{ to } 2.0V,$ **CMRR** 71 dB E. H Common Mode 56 Rejection Ratio $V_{DD} = 1.8V$ +125°C Ε $V_{CM} = -0.05V$ to 1.85V, 68 dB $V_{DD} = 1.8V$ +150°C Н $V_{CM} = 0V \text{ to } 1.8V,$ 65 dB $V_{DD} = 1.8V$ $V_{CM} = -0.3V \text{ to } 6.3V,$ 63 78 dB E, H $V_{DD} = 6.0V$ +125°C Ε $V_{CM} = -0.15V$ to 6.15V, 76 dB $V_{DD} = 6.0V$ $V_{CM} = -0.1V$ to 6.1V, Н 75 dB +150°C $V_{DD} = 6.0 V$ Open-Loop Gain DC Open-Loop Gain 110 dΒ E, H $V_{OUT} = 0.3V$ to V_{DD} -90 **AOL** (Large Signal) 0.3V, 105 dΒ +125°C Ε $V_{CM} = V_{SS}$ +150°C 100 dB Output High-Level Output ٧ 1.790 1.792 E, H $V_{DD} = 1.8V$ V_{OH} $R_I = 10 \text{ k}\Omega$ Voltage ٧ Е 1.788 +125°C 0.5V input overdrive ٧ Н 1.785 +150°C ٧ E, H 5.985 $V_{DD} = 6.0V$ 5.980 $R_I = 10 \text{ k}\Omega$ ٧ Е 5.980 +125°C 0.5V input overdrive ٧ +150°C Н 5.975 $V_{DD} = 1.8V$ 0.008 ٧ E, H Low-Level Output V_{OL} 0.010 $R_L = 10 \text{ k}\Omega$ Voltage ٧ Ε 0.012 +125°C 0.5V input overdrive 0.015 ٧ +150°C Н 0.015 0.020 ٧ E, H $V_{DD} = 6.0V$ $R_L = 10 \text{ k}\Omega$ 0.020 ٧ Ε +125°C 0.5V input overdrive ٧ 0.025 +150°C

Note 1: E part stands for the one whose operating temperature range is from -40°C to +125°C and H part stands for the one whose operating temperature range is from -40°C to +150°C.

^{2:} Figure 2-14 shows how V_{CMB} changes across temperature.

DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8$ v to +6.0v, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OLIT} \approx V_{DD}/2$, $V_{L} = V_{DD}D/2$ and $R_{L} = 100$ kΩ to V_{L} (Refer to Figure 1-1).

$V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}D/2$ and $H_L = 100 \text{ k}\Omega$ to V_L (Refer to Figure 1-1).										
Parameters	Sym	Min	Тур	Max	Units	Temp	Parts (Note 1)	Conditions		
Output Short-Circuit	I _{SC}	_	±5	_	mA		E, H	$V_{DD} = 1.8V$		
Current		_	±15	_	mA		E, H	V _{DD} = 6.0V		
Power Supply										
Supply Voltage	V_{DD}	1.8	_	6.0	٧		E, H			
Quiescent Current	ΙQ	20	45	70	μΑ		E, H	$I_{O} = 0, V_{DD} = 5.0V$		
per Amplifier		_	55	_	μΑ	+125°C	Е	$V_{CM} = 0.2V_{DD}$		
		_	60	_	μΑ	+150°C	Н			

Note 1: E part stands for the one whose operating temperature range is from -40°C to +125°C and H part stands for the one whose operating temperature range is from -40°C to +150°C.

2: Figure 2-14 shows how V_{CMR} changes across temperature.

AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{CIIT} \approx V_{DD}/2$, $V_{L} = V_{DD}/2$,

$v_{OUT} \approx v_{DD}/2$, $v_L = v_{DD}/2$, $R_L = 100 \text{ kg}$ to v_L and $G_L = 60 \text{ pr}$ (Refer to Figure 1-1).										
Parameters	Sym	Min	Тур	Max	Units	Parts	Conditions			
AC Response										
Gain Bandwidth Product	GBWP	_	1	_	MHz	E, H				
Phase Margin	PM	_	65	_	0	E, H	G = +1 V/V			
Slew Rate	SR	_	0.5	_	V/µs	E, H				
Noise										
Input Noise Voltage	E _{ni}	_	3.6	_	μVр-р	E, H	f = 0.1 Hz to 10 Hz			
Input Noise Voltage Density	e _{ni}	_	28	_	nV/√Hz	E, H	f = 1 kHz			
Input Noise Current Density	i _{ni}	_	0.6	_	fA/√Hz	E, H	f = 1 kHz			

TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $V_{DD} = +1.8V$ to $+6.0V$ and $V_{SS} = GND$.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Temperature Ranges									
Operating Temperature Range	T _A	-40	_	+125	°C	E temp parts (Note 1)			
	T _A	-40	_	+150	°C	H temp parts (Note 1)			
Storage Temperature Range	T _A	-65	_	+155	°C				
Thermal Package Resistances									
Thermal Resistance, 5L-SC70	θ_{JA}	_	331	_	°C/W				
Thermal Resistance, 5L-SOT-23	θ_{JA}	_	220.7	_	°C/W				
Thermal Resistance, 8L-SOIC	$\theta_{\sf JA}$	_	149.5	_	°C/W				
Thermal Resistance, 8L-2x3 TDFN	$\theta_{\sf JA}$	_	52.5	_	°C/W				
Thermal Resistance, 14L-SOIC	$\theta_{\sf JA}$	_	95.3	_	°C/W				
Thermal Resistance, 14L-TSSOP	θ_{JA}	_	100	_	°C/W				

Note 1: The internal junction temperature (T_J) must not exceed the absolute maximum specification of +155°C.

1.3 MCP6406/7/9 Electrical Specifications

DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} » V_{DD}/2$, $V_L = V_{DD}/2$ and $R_L = 100 \ kΩ$ to V_L (Refer to Figure 1-1). **Parts Parameters** Sym Min Max **Units Conditions** Typ Temp (Note 1) **Input Offset** Input Offset Voltage -4.5 +4.5 E, H $V_{CM} = V_{SS}$ V_{OS} mV -5.0 +5.0 mV +125°C Е ±1.0 -5.5 +150°C Н ±1.5 +5.5mV Input Offset Drift $\Delta V_{OS}/DT_A$ ±2.0 μV/°C -40°C Ε $V_{CM} = V_{SS}$ with Temperature to +125°C uV/°C -40°C ±2.5 Н to +150°C **Power Supply PSRR** 63 78 dB E, H $V_{CM} = V_{SS}$ Rejection Ratio 60 75 dB +125°C Ε 58 73 dB +150°C Н Input Bias Current and Impedance Input Bias Current E, H ±1 100 pΑ I_B 30 Αq +85°C E, H 800 2000 +125°C pΑ Ε 7 12 +150°C Н nΑ Input Offset Current 1 ρA E, H I_{OS} 5 +85°C E, H pΑ 20 +125°C Ε pΑ 45 +150°C Н pΑ 10¹³||6 Common Mode $\Omega || pF$ E. H Z_{CM} Input Impedance 10¹³||6 Differential Input E, H **Z**DIFF $\Omega || pF$ Impedance **Common Mode** $V_{DD} = 1.8\overline{V}$ Common Mode V_{SS}-0.20 V_{DD}+0.20 ٧ E, H V_{CMR} Input Voltage Range V_{DD}+0.05 ٧ Ε V_{SS}-0.05 +125°C (Note 2) ٧ +150°C Н V_{SS} V_{DD} $V_{DD} = 6.0\overline{V}$ V_{SS} -0.30 $V_{DD} + 0.30$ V E, H V_{SS}-0.15 V_{DD}+0.15 ٧ +125°C Ε

V_{DD}+0.10

٧

+150°C

Н

V_{SS}-0.10

Note 1: E part stands for the one whose operating temperature range is from -40°C to +125°C and H part stands for the one whose operating temperature range is from -40°C to +150°C.

^{2:} Figure 2-14 shows how V_{CMR} changes across temperature.

DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8$ V to +6.0V, $V_{SS} = GND$, V_{CM} = $V_{DD}/2$, V_{OUT} » $V_{DD}/2$, V_L = $V_{DD}/2$ and R_L = 100 k Ω to V_L (Refer to Figure 1-1). **Parts Parameters** Sym Min Тур Max Units Temp **Conditions** (Note 1) $V_{CM} = -0.2V$ to 2.0V, Common Mode **CMRR** 56 71 dB E, H Rejection Ratio $V_{DD} = 1.8V$ 53 +125°C Ε $V_{CM} = -0.05V$ to 1.85V, 68 dB $V_{DD} = 1.8V$ +150°C $V_{CM} = 0V \text{ to } 1.8V,$ 50 65 dB Н $V_{DD} = 1.8V$ 63 78 dB E, H $V_{CM} = -0.3V$ to 6.3V, $V_{DD} = 6.0 V$ 61 76 dB +125°C Ε $V_{CM} = -0.15V$ to 6.15V, $V_{DD} = 6.0V$ $V_{CM} = -0.1V$ to 6.1V, 60 75 dB +150°C Н $V_{DD} = 6.0V$ Open-Loop Gain DC Open-Loop Gain 90 110 dB E, H $V_{OUT} = 0.3V$ to A_{OL} V_{DD} -0.3V, $V_{CM} = V_{SS}$ (Large Signal) 88 105 dB +125°C Ε 85 100 dB +150°C Н **Output High-Level Output** V_{OH} 1.790 1.792 ٧ E, H $V_{DD} = 1.8V$ $R_I = 10 \text{ k}\Omega$ Voltage ٧ 1.785 1.788 +125°C Ε 0.5V input overdrive 1.782 ٧ +150°C Н 1.785 5.980 5.985 ٧ E, H $V_{DD} = 6.0V$ $R_I = 10 \text{ k}\Omega$ ٧ Ε 5.970 5.980 +125°C 0.5V input overdrive ٧ +150°C Н 5.965 5.975 Low-Level Output V_{OL} 0.008 0.010 V E, H $V_{DD} = 1.8V$ Voltage $R_L = 10 \text{ k}\Omega$ ٧ 0.015 Ε 0.012 +125°C 0.5V input overdrive 0.015 0.018 ٧ +150°C Н 0.015 0.020 ٧ E, H $V_{DD} = 6.0 V$ $R_I = 10 \text{ k}\Omega$ ٧ 0.020 0.030 +125°C Ε 0.5V input overdrive ٧ +150°C 0.025 0.035 Н Output Short-Circuit E, H I_{SC} ±5 mΑ $V_{DD} = 1.8V$ Current E, H mΑ $V_{DD} = 6.0 V$ ±15 **Power Supply** Supply Voltage V_{DD} 1.8 6.0 E, H **Quiescent Current** 20 45 70 μΑ E, H $I_{O} = 0, V_{DD} = 5.0V$ la per Amplifier $V_{CM} = 0.2V_{DD}$ 30 55 80 +125°C Ε μΑ

60

90

+150°C

uΑ

35

Note 1: E part stands for the one whose operating temperature range is from -40°C to +125°C and H part stands for the one whose operating temperature range is from -40°C to +150°C.

^{2:} Figure 2-14 shows how V_{CMR} changes across temperature.

AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8$ to $+6.0$ V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD$											
Parameters	Sym	Min	Тур	Max	Units	Part	Conditions				
AC Response											
Gain Bandwidth Product	GBWP	_	1	_	MHz	E, H					
Phase Margin	PM	_	65	_	0	E, H	G = +1 V/V				
Slew Rate	SR	_	0.5	_	V/µs	E, H					
Noise											
Input Noise Voltage	E _{ni}	_	3.6	_	μVр-р	E, H	f = 0.1 Hz to 10 Hz				
Input Noise Voltage Density	e _{ni}	_	28	_	nV/√Hz	E, H	f = 1 kHz				
Input Noise Current Density	İni	_	0.6	_	fA/√Hz	E, H	f = 1 kHz				

TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $V_{DD} = +1.8V$ to $+6.0V$ and $V_{SS} = GND$.										
Parameters	Sym	Min	Тур	Max	Units	Conditions				
Temperature Ranges										
Operating Temperature Range	T _A	-40	_	+125	°C	E temp parts (Note 1)				
	T_A	-40	_	+150	°C	H temp parts (Note 1)				
Storage Temperature Range	T _A	-65	_	+155	°C					
Thermal Package Resistances										
Thermal Resistance, 5L-SOT-23	$\theta_{\sf JA}$	_	220.7	_	°C/W					
Thermal Resistance, 8L-SOIC	$\theta_{\sf JA}$	_	149.5	_	°C/W					
Thermal Resistance, 14L-SOIC	$\theta_{\sf JA}$	_	95.3	_	°C/W					

Note 1: The internal junction temperature (T_J) must not exceed the absolute maximum specification of +155°C.

1.4 Test Circuits

The circuit used for most DC and AC tests is shown in Figure 1-1. This circuit can independently set V_{CM} and V_{OUT} , see Equation 1-1. Note that V_{CM} is not the circuit's Common Mode voltage $((V_P + V_M)/2)$, and that V_{OST} includes V_{OS} plus the effects (on the input offset error, $V_{OST})$ of temperature, CMRR, PSRR and A_{OL} .

EQUATION 1-1:

$$G_{DM} = R_F/R_G$$

$$V_{CM} = (V_P + V_{DD}/2)/2$$

$$V_{OST} = V_{IN-} - V_{IN+}$$

$$V_{OUT} = (V_{DD}/2) + (V_P - V_M) + V_{OST}(I + G_{DM})$$
Where:
$$G_{DM} = \text{Differential Mode Gain} \qquad (V/V)$$

$$V_{CM} = \text{Op Amp's Common Mode} \qquad (V)$$

$$\text{Input Voltage}$$

$$V_{OST} = \text{Op Amp's Total Input Offset} \qquad (mV)$$

$$\text{Voltage}$$




FIGURE 1-1: AC and DC Test Circuit for Most Specifications.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 100 \text{ k}\Omega$ to V_L and $C_L = 60 \text{ pF}$.




FIGURE 2-1:

Input Offset Voltage.




FIGURE 2-2:

Input Offset Voltage.




FIGURE 2-3:

Input Offset Voltage.




FIGURE 2-4:

Input Offset Voltage Drift.




FIGURE 2-5:

Input Offset Voltage Drift.




FIGURE 2-6:

Input Offset Voltage vs.

Common Mode Input Voltage with $V_{DD} = 6.0V$.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 100$ k Ω to V_L and $C_L = 60$ pF.




FIGURE 2-7: Input Offset Voltage vs. Common Mode Input Voltage with $V_{DD} = 1.8V$.




FIGURE 2-8: Input Offset Voltage vs. Output Voltage.




FIGURE 2-9: Input Offset Voltage vs. Power Supply Voltage.




FIGURE 2-10: Input Noise Voltage Density vs. Frequency.




FIGURE 2-11: Input Noise Voltage Density vs. Common Mode Input Voltage.




FIGURE 2-12: CMRR, PSRR vs. Frequency.

Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = 100$ k Ω to V_L and $V_L = 60$ pF.




FIGURE 2-13: CMRR, PSRR vs. Ambient Temperature.




FIGURE 2-14: Common Mode Input Voltage Range Limits vs. Ambient Temperature.




FIGURE 2-15: Input Bias, Offset Current vs. Ambient Temperature.




FIGURE 2-16: Input Bias Current vs. Common Mode Input Voltage.




FIGURE 2-17: Quiescent Current vs. Ambient Temperature.




FIGURE 2-18: Quiescent Current vs. Power Supply Voltage.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}$




FIGURE 2-19: Open-Loop Gain, Phase vs. Frequency.




FIGURE 2-20: DC Open-Loop Gain vs. Power Supply Voltage.




FIGURE 2-21: DC Open-Loop Gain vs. Output Voltage Headroom.




FIGURE 2-22: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-23: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-24: Output Short Circuit Current vs. Power Supply Voltage.

Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 100$ k Ω to V_L and $C_L = 60$ pF.




FIGURE 2-25: Frequency.

Output Voltage Swing vs.




FIGURE 2-26: Output Voltage Headroom vs. Output Current.




FIGURE 2-27: Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-28: Slew Rate vs. Ambient Temperature.




FIGURE 2-29: Small Signal Non-Inverting Pulse Response.




FIGURE 2-30: Response.

Small Signal Inverting Pulse

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +6.0V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 100$ k Ω to V_L and $C_L = 60$ pF.




FIGURE 2-31: Large Signal Non-Inverting Pulse Response.




FIGURE 2-32: Large Signal Inverting Pulse Response.




FIGURE 2-33: The MCP6401/1R/1U/2/4/6/7/9 Shows No Phase Reversal.




FIGURE 2-34: Closed Loop Output Impedance vs. Frequency.




FIGURE 2-35: Measured Input Current vs. Input Voltage (below V_{SS}).




FIGURE 2-36: Channel-to-Channel Separation vs. Frequency (MCP6402/4/7/9 only).

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE 1

IABLE 3-		_						1		I
MCP6401	MCP6401R	MCP6401U	MCF	6402	MCP6404	MCP6406	MCP6407	MCP6409		
SC70-5, SOT-23-5	SOT-23-5	SOT-23-5	SOIC	2x3 TDFN	SOIC, TSSOP	SOT-23-5	SOIC	SOIC	Symbol	Description
1	1	4	1	1	1	1	1	1	V _{OUT} , V _{OUTA}	Analog Output (op amp A)
4	4	3	2	2	2	4	2	2	V _{IN} -, V _{INA} -	Inverting Input (op amp A)
3	3	1	3	3	3	3	3	3	V _{IN} +, V _{INA} +	Non-inverting Input (op amp A)
5	2	5	8	8	4	5	8	4	V_{DD}	Positive Power Supply
_	_	_	5	5	5	_	5	5	V _{INB} +	Non-inverting Input (op amp B)
_	_	_	6	6	6	_	6	6	V _{INB} -	Inverting Input (op amp B)
_	_	_	7	7	7	_	7	7	V _{OUTB}	Analog Output (op amp B)
_	_	_	_	_	8	_	_	8	V _{OUTC}	Analog Output (op amp C)
_	_	_	_	_	9	_	_	9	V _{INC} -	Inverting Input (op amp C)
_	_	_	_	_	10	_	_	10	V _{INC} +	Non-inverting Input (op amp C)
2	5	2	4	4	11	2	4	11	V_{SS}	Negative Power Supply
_	_	_	_	_	12	_	_	12	V _{IND} +	Non-inverting Input (op amp D)
_	_	_	_	_	13	_	_	13	V _{IND} -	Inverting Input (op amp D)
_	_	_	_	_	14	_	_	14	V _{OUTD}	Analog Output (op amp D)
_	_	_	_	9	_	_	_	_	EP	Exposed Thermal Pad (EP); must be connected to V _{SS} .

3.1 Analog Output (V_{OUT})

The output pin is low-impedance voltage source.

3.2 Analog Inputs (V_{IN}+, V_{IN}-)

The non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.3 Power Supply Pin (V_{DD}, V_{SS})

The positive power supply (V_{DD}) is 1.8V to 6.0V higher than the negative power supply (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD} .

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need bypass capacitors.

4.0 APPLICATION INFORMATION

The MCP6401/1R/1U/2/4/6/7/9 family of op amps is manufactured using Microchip's state-of-the-art CMOS process and is specifically designed for low-power, high-precision applications.

4.1 Rail-to-Rail Input

4.1.1 PHASE REVERSAL

The MCP6401/1R/1U/2/4/6/7/9 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-33 shows the input voltage exceeding the supply voltage with no phase reversal.

4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins (see Section 1.1 "Absolute Maximum Ratings †").

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors against many (but not all) over-voltage conditions, and to minimize the input bias current (I_B) .




FIGURE 4-1: Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS} . They also clamp any voltages that go well above V_{DD} ; their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow over-voltage (beyond V_{DD}) events. Very fast ESD events (that meet the spec) are limited so that damage does not occur.

In some applications, it may be necessary to prevent excessive voltages from reaching the op amp inputs; Figure 4-2 shows one approach to protecting these inputs.




FIGURE 4-2: Protecting the Analog Inputs.

A significant amount of current can flow out of the inputs when the Common Mode voltage (V_{CM}) is below ground (V_{SS}); See Figure 2-35.

4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents into the input pins (see Section 1.1 "Absolute Maximum Ratings †").

Figure 4-3 shows one approach to protecting these inputs. The resistors R_1 and R_2 limit the possible currents in or out of the input pins (and the ESD diodes, D_1 and D_2). The diode currents will go through either V_{DD} or V_{SS} .




FIGURE 4-3: Protecting the Analog Inputs.

4.1.4 NORMAL OPERATION

The input stage of the MCP6401/1R/1U/2/4/6/7/9 op amps use two differential input stages in parallel. One operates at a low Common Mode input voltage (V_{CM}), while the other operates at a high V_{CM}. With this topology, the device operates with a V_{CM} up to 300 mV above V_{DD} and 300 mV below V_{SS} (see Figure 2-14). The input offset voltage is measured at V_{CM} = V_{SS} - 0.3V and V_{DD} + 0.3V to ensure proper operation.

The transition between the input stages occurs when V_{CM} is near $V_{DD}-1.1V$ (see Figures 2-6 and 2-7). For the best distortion performance and gain linearity, with non-inverting gains, avoid this region of operation.

4.2 Rail-to-Rail Output

The output voltage range of the MCP6401/1R/1U/2/4/6/7/9 op amps is V_{SS} + 20 mV (minimum) and V_{DD} – 20 mV (maximum) when R_L = 10 k Ω is connected to V_{DD} /2 and V_{DD} = 6.0V. Refer to Figures 2-26 and 2-27 for more information.

4.3 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. While a unity-gain buffer (G = +1 V/V) is the most sensitive to capacitive loads, all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., > 100 pF when G = +1 V/V), a small series resistor at the output (R_{ISO} in Figure 4-4) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitance load.




FIGURE 4-4: Output Resistor, R_{ISO} Stabilizes Large Capacitive Loads.

Figure 4-5 gives recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the normalized load capacitance (C_L/G_N) , where G_N is the circuit's noise gain. For non-inverting gains, G_N and the Signal Gain are equal. For inverting gains, G_N is 1+|Signal Gain| (e.g., -1 V/V gives G_N = +2 V/V).




FIGURE 4-5: Recommended R_{ISO} Values for Capacitive Loads.

After selecting $R_{\rm ISO}$ for your circuit, double-check the resulting frequency response peaking and step response overshoot. Modify $R_{\rm ISO}$'s value until the response is reasonable. Bench evaluation and simulations with the MCP6401/1R/1U/2/4/6/7/9 SPICE macro model are very helpful.

4.4 Supply Bypass

With this family of operational amplifiers, the power supply pin (V_{DD} for single-supply) should have a local bypass capacitor (i.e., $0.01~\mu F$ to $0.1~\mu F$) within 2 mm for good high frequency performance. It can use a bulk capacitor (i.e., $1~\mu F$ or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

4.5 Unused Op Amps

An unused op amp in quad packages (MCP6404 or MCP6409) should be configured as shown in Figure 4-6. These circuits prevent the output from toggling and causing crosstalk. Circuit A sets the op amp at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the op amp, which buffers that reference voltage. Circuit B uses the minimum number of components and operates as a comparator, but it may draw more current.




FIGURE 4-6: Unused Op Amps.

4.6 PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow; which is greater than the MCP6401/1R/1U/2/4/6/7/9 family's bias current at +25°C (±1.0 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-7.




FIGURE 4-7: Example Guard Ring Layout for Inverting Gain.

- 1. Non-inverting Gain and Unity-Gain Buffer:
 - a) Connect the non-inverting pin (V_{IN}+) to the input with a wire that does not touch the PCB surface.
 - b) Connect the guard ring to the inverting input pin (V_{IN}-). This biases the guard ring to the Common Mode input voltage.
- 2. Inverting Gain and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors):
 - Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the op amp (e.g., V_{DD}/2 or ground).
 - b) Connect the inverting pin (V_{IN}-) to the input with a wire that does not touch the PCB surface.

4.7 Application Circuits

4.7.1 PRECISION HALF-WAVE RECTIFIER

The precision half-wave rectifier, which is also known as a super diode, is a configuration obtained with an operational amplifier in order to have a circuit behave like an ideal diode and rectifier. It effectively cancels the forward voltage drop of the diode so that very low level signals can still be rectified with minimal error. This can be useful for high-precision signal processing. The MCP6401/1R/1U/2/4/6/7/9 op amps have high input impedance, low input bias current and rail-to-rail input/output, which makes this device suitable for precision rectifier applications.

Figure 4-8 shows a precision half-wave rectifier and its transfer characteristic. The rectifier's input impedance is determined by the input resistor R_1 . To avoid loading effect, it must be driven from a low-impedance source.

When V_{IN} is greater than zero, D_1 is OFF, D_2 is ON, and V_{OUT} is zero. When V_{IN} is less than zero, D_1 is ON, D_2 is OFF, and V_{OUT} is the V_{IN} with an amplification of $-R_2/R_1$.

The rectifier circuit shown in Figure 4-8 has the benefit that the op amp never goes in saturation, so the only thing affecting its frequency response is the amplification and the gain bandwidth product.




FIGURE 4-8:

Precision Half-Wave

Rectifier.

4.7.2 BATTERY CURRENT SENSING

The MCP6401/1R/1U/2/4/6/7/9 op amps' Common Mode Input Range, which goes 0.3V beyond both supply rails, supports their use in high-side and low-side battery current sensing applications. The low quiescent current (45 μA , typical) helps prolong battery life, and the rail-to-rail output supports detection of low currents.

Figure 4-9 shows a high-side battery current sensor circuit. The 10Ω resistor is sized to minimize power losses. The battery current (I_DD) through the 10Ω resistor causes its top terminal to be more negative than the bottom terminal. This keeps the Common Mode input voltage of the op amp below V_DD, which is within its allowed range. The output of the op amp will also be below V_DD, which is within its Maximum Output Voltage Swing specification.




FIGURE 4-9: Supply Current Sensing.

4.7.3 INSTRUMENTATION AMPLIFIER

The MCP6401/1R/1U/2/4/6/7/9 op amps are well suited for conditioning sensor signals in battery-powered applications. Figure 4-10 shows a two op amp instrumentation amplifier, using the MCP6402, that works well for applications requiring rejection of Common Mode noise at higher gains. The reference voltage ($V_{\rm REF}$) is supplied by a low impedance source. In single supply applications, $V_{\rm REF}$ is typically $V_{\rm DD}/2$.




FIGURE 4-10: Two Op Amp Instrumentation Amplifier.

5.0 DESIGN AIDS

Microchip provides the basic design tools needed for the MCP6401/1R/1U/2/4/6/7/9 family of op amps.

5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6401/1R/1U/2/4/6/7/9 op amp is available on the Microchip web site at www.microchip.com. The model was written and tested in official Orcad (Cadence) owned PSPICE. For other simulators, translation may be required.

The model covers a wide aspect of the op amp's electrical specifications. Not only does the model cover voltage, current, and resistance of the op amp, but it also covers the temperature and noise effects on the behavior of the op amp. The model has not been verified outside of the specification range listed in the op amp data sheet. The model behaviors under these conditions cannot be guaranteed to match the actual op amp performance.

Moreover, the model is intended to be an initial design tool. Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

5.2 FilterLab® Software

Microchip's FilterLab[®] software is an innovative software tool that simplifies analog active filter (using op amps) design. Available at no cost from the Microchip web site at www.microchip.com/filterlab, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

5.3 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps semiconductor professionals efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website at www.microchip.com/maps, the MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool, you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for Datasheets, Purchase, and Sampling of Microchip parts.

5.4 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit www.microchip.com/analogtools, the Microchip web site.

Some boards that are especially useful are:

- MCP6XXX Amplifier Evaluation Board 1
- MCP6XXX Amplifier Evaluation Board 2
- MCP6XXX Amplifier Evaluation Board 3
- MCP6XXX Amplifier Evaluation Board 4
- · Active Filter Demo Board Kit
- 5/6-Pin SOT-23 Evaluation Board, P/N VSUPEV2
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board, P/N SOIC8EV
- 14-Pin SOIC/TSSOP/DIP Evaluation Board, P/N SOIC14EV

5.5 Application Notes

The following Microchip Analog Design Note and Application Notes are available on the Microchip web site at www.microchip.com/appnotes and are recommended as supplemental reference resources.

- ADN003: "Select the Right Operational Amplifier for your Filtering Circuits", DS21821
- AN722: "Operational Amplifier Topologies and DC Specifications", DS00722
- AN723: "Operational Amplifier AC Specifications and Applications", DS00723
- AN884: "Driving Capacitive Loads With Op Amps", DS00884
- AN990: "Analog Sensor Conditioning Circuits An Overview", DS00990
- AN1177: "Op Amp Precision Design: DC Errors", DS01177
- AN1228: "Op Amp Precision Design: Random Noise", DS01228
- AN1297: "Microchip's Op Amp SPICE Macro Models", DS01297
- AN1332: "Current Sensing Circuit Concepts and Fundamentals", DS01332


These application notes and others are listed in the design guide:


• "Signal Chain Design Guide", DS21825

6.0 PACKAGING INFORMATION


6.1 Package Marking Information

5-Lead SC70 (MCP6401 only)






5-Lead SOT-23 (MCP6401/1R/1U, MCP6406)



N
N
N
N
N
N
N
N




8-Lead TDFN (2 x 3)(MCP6402 only)




Part Number	Code
MCP6402T-E/MNY	AAW





8-Lead SOIC (150 mil)(MCP6401, MCP6402, MCP6407)





Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


(e3) Pb-free JEDEC designator for Matte Tin (Sn)


* This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


Package Marking Information (Continued)

14-Lead SOIC (150 mil) (MCP6404, MCP6409)





14-Lead TSSOP (MCP6404 only)





Example:

Legend: XX...X Customer-specific information
Year code (last digit of calenda

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

5-Lead Plastic Small Outline Transistor (LT) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3		
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N	5				
Pitch	е	0.65 BSC				
Overall Height	А	0.80	_	1.10		
Molded Package Thickness	A2	0.80	_	1.00		
Standoff	A1	0.00	_	0.10		
Overall Width	E	1.80	2.10	2.40		
Molded Package Width	E1	1.15	1.25	1.35		
Overall Length	D	1.80	2.00	2.25		
Foot Length	L	0.10	0.20	0.46		
Lead Thickness	С	0.08	_	0.26		
Lead Width	b	0.15	_	0.40		

Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-061B

5-Lead Plastic Small Outline Transistor (LT) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	N	IILLIMETER	S		
Dimension	Dimension Limits					
Contact Pitch	Е	0.65 BSC				
Contact Pad Spacing	С		2.20			
Contact Pad Width	Х			0.45		
Contact Pad Length	Υ			0.95		
Distance Between Pads	G	1.25				
Distance Between Pads	Gx	0.20				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061A