

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







MCP6491/2/4

7.5 MHz, Low-Input Bias Current Op Amps

Features

- · Low-Input Bias Current
 - 150 pA (typical, $T_A = +125$ °C)
- · Low Quiescent Current
 - 530 μA/amplifier (typical)
- · Low-Input Offset Voltage
 - ±1.5 mV (maximum)
- Supply Voltage Range: 2.4V to 5.5V
- · Rail-to-Rail Input/Output
- Gain Bandwidth Product: 7.5 MHz (typical)
- Slew Rate: 6 V/µs (typical)
- · Unity Gain Stable
- · No Phase Reversal
- · Small Packages
 - Singles in SC70-5, SOT-23-5
- · Extended Temperature Range
 - -40°C to +125°C

Applications

- · Photodiode Amplifier
- · pH Electrode Amplifier
- · Low Leakage Amplifier
- · Piezoelectric Transducer Amplifier
- · Active Analog Filter
- · Battery-Powered Signal Conditioning

Design Aids

- · SPICE Macro Models
- FilterLab[®] Software
- MAPS (Microchip Advanced Part Selector)
- · Analog Demonstration and Evaluation Boards
- Application Notes

Description

The Microchip MCP6491/2/4 family of operational amplifiers (op amps) has low-input bias current (150 pA, typical at 125°C) and rail-to-rail input and output operation. This family is unity gain stable and has a gain bandwidth product of 7.5 MHz (typical). These devices operate with a single-supply voltage as low as 2.4V, while only drawing 530 μ A/amplifier (typical) of quiescent current. These features make the family of op amps well suited for photodiode amplifier, pH electrode amplifier, low leakage amplifier, and battery-powered signal conditioning applications, etc.

The MCP6491/2/4 family is offered in single (MCP6491), dual (MCP6492), quad (MCP6494) packages. All devices are designed using an advanced CMOS process and fully specified in extended temperature range from -40°C to +125°C.

Related Parts


- MCP6471/2/4: 2 MHz, Low-Input Bias Current Op Amps
- MCP6481/2/4: 4 MHz, Low-Input Bias Current Op Amps

Package Types

MCP6491 SC70, SOT-23	MCP6492 SOIC, MSOP		
V _{OUT} 1 5 V _{DD} V _{SS} 2 4 V _{IN} - * Includes Exposed Therma	V _{OUTA} 1	Vouta 1: 0	V _{OUTA} 1 0 14 V _{OUTD} V _{INA} 2 13 V _{IND} - V _{INA} 3 12 V _{IND} + V _{DD} 4 11 V _{SS} V _{INB} 5 10 V _{INC} + V _{INB} 6 9 V _{INC} - V _{OUTB} 7 8 V _{OUTC}

MCP6491/2/4

Typical Application



1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings †

V _{DD} – V _{SS}	6.5V
Current at Input Pins	±2 mA
Analog Inputs (V _{IN} +, V _{IN} -) (Note 1)	V _{SS} – 1.0V to V _{DD} + 1.0V
All Other Inputs and Outputs	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Difference Input Voltage	$V_{DD} - V_{SS}$
Output Short-Circuit Current	continuous
Current at Output and Supply Pins	±60 mA
Storage Temperature	65°C to +150°C
Maximum Junction Temperature (T _J)	+150°C
ESD protection on all pins (HBM)	≥ 4 kV

Note 1: See Section 4.1.2, Input Voltage Limits.

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

1.2 Specifications

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics : Unless otherwise indicated, $V_{DD} = +2.4V$ to $+5.5V$, $V_{SS} = GND$, $T_A = +25$ °C,							
$V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$ and $R_L = 10 \text{ k}\Omega$ to V_L . (Refer to Figure 1-1).							
Parameters	Sym	Min	Тур	Max	Units	Conditions	
Input Offset							
Input Offset Voltage	Vos	-1.5	_	+1.5	mV	$V_{DD} = 3.0V, V_{CM} = V_{DD}/4$	
Input Offset Drift with Temperature	$\Delta V_{OS}/\Delta T_{A}$		±2.5	_	μV/°C	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	
Power Supply Rejection Ratio	PSRR	75	90	_	dB	$V_{CM} = V_{DD}/4$	
Input Bias Current and Impedance)						
Input Bias Current	I _B	1	±1	_	рA		
		_	8	_	рA	$T_A = +85^{\circ}C$	
		-	150	350	рA	$T_A = +125^{\circ}C$	
Input Offset Current	Ios	-	±0.1	_	pА		
Common Mode Input Impedance	Z _{CM}		10 ¹³ 6	_	ΩpF		
Differential Input Impedance	Z _{DIFF}		10 ¹³ 6	_	ΩpF		
Common Mode							
Common Mode Input Voltage Range	V _{CMR}	V _{SS} - 0.3	_	V _{DD} + 0.3	V		
Common Mode Rejection Ratio	CMRR	65	84	_	dB	$V_{CM} = -0.3V \text{ to } 2.7V,$ $V_{DD} = 2.4V$	
		70	88	_	dB	$V_{CM} = -0.3V \text{ to } 5.8V,$ $V_{DD} = 5.5V$	
Open-Loop Gain							
DC Open-Loop Gain (Large Signal)	A _{OL}	95	115	_	dB	$0.2V < V_{OUT} < (V_{DD} - 0.2V)$ $V_{DD} = 5.5V, V_{CM} = V_{SS}$	

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Parameters	Sym	Min	Тур	Max	Units	Conditions
Output						
High-Level Output Voltage	V _{OH}	2.380	2.396	_	V	V _{DD} = 2.4V 0.5V input overdrive
		5.480	5.493	_	V	V _{DD} = 5.5V 0.5V input overdrive
Low-Level Output Voltage	V _{OL}	_	0.004	0.020	V	V _{DD} = 2.4V 0.5 V input overdrive
		_	0.007	0.020	V	V _{DD} = 5.5V 0.5 V input overdrive
Output Short-Circuit Current	I _{SC}	_	±15	_	mA	V _{DD} = 2.4V
		_	±40	_	mA	V _{DD} = 5.5V
Power Supply						
Supply Voltage	V _{DD}	2.4	_	5.5	V	
Quiescent Current per Amplifier	ΙQ	200	530	800	μΑ	$I_{O} = 0, V_{CM} = V_{DD}/4$

TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +2.4$ V to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $P_L = 10$ kΩ to $P_L = 10$ k

$V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ to V_L and $C_L = 20 \text{ pF.}$ (Refer to Figure 1-1).							
Parameters	Sym	Min	Тур	Max	Units	Conditions	
AC Response							
Gain Bandwidth Product	GBWP	_	7.5	_	MHz		
Phase Margin	PM	_	57	_	0	G = +1V/V	
Slew Rate	SR	_	6	_	V/µs		
Noise							
Input Noise Voltage	E _{ni}	_	6	_	μVр-р	f = 0.1 Hz to 10 Hz	
Input Noise Voltage Density	e _{ni}		19	_	nV/√Hz	f = 1 kHz	
			14	_	nV/√Hz	f = 10 kHz	
Input Noise Current Density	i _{ni}		0.6	_	fA/√Hz	f = 1 kHz	

TABLE 1-3: TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $V_{DD} = +2.4V$ to $+5.5V$ and $V_{SS} = GND$.								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
Temperature Ranges								
Operating Temperature Range	T _A	-40	_	+125	°C	Note 1		
Storage Temperature Range	T _A	-65	_	+150	°C			
Thermal Package Resistances								
Thermal Resistance, 5L-SC-70	$\theta_{\sf JA}$	_	331	_	°C/W			
Thermal Resistance, 5L-SOT-23	$\theta_{\sf JA}$	_	256	_	°C/W			
Thermal Resistance, 8L-2x3 TDFN	$\theta_{\sf JA}$	_	52.5	_	°C/W			
Thermal Resistance, 8L-MSOP	θ_{JA}	_	211	_	°C/W			
Thermal Resistance, 8L-SOIC	θ_{JA}	_	149.5	_	°C/W			
Thermal Resistance, 14L-SOIC	θ_{JA}	_	95.3	_	°C/W			
Thermal Resistance, 14L-TSSOP	$\theta_{\sf JA}$	_	100	_	°C/W			

Note 1: The internal junction temperature (T_J) must not exceed the absolute maximum specification of +150°C.

1.3 Test Circuits

The circuit used for most DC and AC tests is shown in Figure 1-1. This circuit can independently set V_{CM} and V_{OUT} (refer to Equation 1-1). Note that V_{CM} is not the circuit's common mode voltage (($V_P + V_M$)/2), and that V_{OST} includes V_{OS} plus the effects (on the input offset error, V_{OST}) of temperature, CMRR, PSRR and A_{OL} .

EQUATION 1-1:

$$\begin{split} G_{DM} &= R_F/R_G \\ V_{CM} &= (V_P + V_{DD}/2)/2 \\ V_{OST} &= V_{IN+} - V_{IN-} \\ V_{OUT} &= (V_{DD}/2) + (V_P - V_M) + V_{OST} \cdot (I + G_{DM}) \\ \text{Where:} \\ G_{DM} &= \text{Differential Mode Gain} \qquad (\text{V/V}) \\ V_{CM} &= \text{Op Amp's Common Mode} \qquad (\text{V}) \\ \text{Input Voltage} \\ V_{OST} &= \text{Op Amp's Total Input Offset} \qquad (\text{mV}) \\ \text{Voltage} \end{split}$$




FIGURE 1-1: AC and DC Test Circuit for Most Specifications.

M	ICF	649	1/2	/4
IVI		UTU		7

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +2.4V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10$ k Ω to V_L and $C_L = 20$ pF.




FIGURE 2-1: Input Offset Voltage.




FIGURE 2-2: Input Offset Voltage Drift.




FIGURE 2-3: Input Offset Voltage vs. Common Mode Input Voltage.




FIGURE 2-4: Input Offset Voltage vs. Common Mode Input Voltage.




FIGURE 2-5: Input Offset Voltage vs. Output Voltage.




FIGURE 2-6: Input Offset Voltage vs. Power Supply Voltage.

MCP6491/2/4

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.4V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10~k\Omega$ to V_L and $C_L = 20~pF$.




FIGURE 2-7: vs. Frequency.

Input Noise Voltage Density




FIGURE 2-8: Input Noise Voltage Density vs. Common Mode Input Voltage.




FIGURE 2-9:

CMRR, PSRR vs.

Frequency.




FIGURE 2-10:

CMRR, PSRR vs. Ambient

Temperature.




FIGURE 2-11: Input Bias, Offset Currents vs. Ambient Temperature.




FIGURE 2-12: Input Bias Current vs.

Common Mode Input Voltage.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.4V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10~k\Omega$ to V_L and $C_L = 20~pF$.




FIGURE 2-13: Quiescent Current vs. Ambient Temperature.




FIGURE 2-14: Quiescent Current vs.
Common Mode Input Voltage.




FIGURE 2-15: Quiescent Current vs. Common Mode Input Voltage.




FIGURE 2-16: Quiescent Current vs. Power Supply Voltage.




FIGURE 2-17: Open-Loop Gain, Phase vs. Frequency.




FIGURE 2-18: DC Open-Loop Gain vs. Ambient Temperature.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.4V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10~k\Omega$ to V_L and $C_L = 20~pF$.




FIGURE 2-19: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-20: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-21: Output Short Circuit Current vs. Power Supply Voltage.




FIGURE 2-22: Output Voltage Swing vs. Frequency.




FIGURE 2-23: Output Voltage Headroom vs. Output Current.




FIGURE 2-24: Output Voltage Headroom vs. Output Current.

Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +2.4 V$ to +5.5 V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ to V_L and $C_L = 20 \text{ pF}$.




FIGURE 2-25: Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-26: Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-27: Slew Rate vs. Ambient Temperature.




FIGURE 2-28: Small Signal Non-Inverting Pulse Response.




FIGURE 2-29: Small Signal Inverting Pulse Response.




FIGURE 2-30: Large Signal Non-Inverting Pulse Response.

MCP6491/2/4

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.4V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10~k\Omega$ to V_L and $C_L = 20~pF$.




FIGURE 2-31: Large Signal Inverting Pulse Response.




FIGURE 2-32: The MCP6491/2/4 Shows No Phase Reversal.




FIGURE 2-33: Closed Loop Output Impedance vs. Frequency.




FIGURE 2-34: Measured Input Current vs. Input Voltage (below V_{SS}).




FIGURE 2-35: Channel-to-Channel Separation vs. Frequency (MCP6492/4 only).

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

MCP6491	МСР	6492	MCP6494	Cymbal	Description
SC70, SOT-23	SOIC, MSOP	2x3 TDFN	SOIC, TSSOP	Symbol	Description
1	1	1	1	V _{OUT} , V _{OUTA}	Analog Output (op amp A)
4	2	2	2	V _{IN} -, V _{INA} -	Inverting Input (op amp A)
3	3	3	3	$V_{IN}+$, $V_{INA}+$	Non-inverting Input (op amp A)
5	8	8	4	V_{DD}	Positive Power Supply
_	5	5	5	V _{INB} +	Non-Inverting Input (op amp B)
_	6	6	6	V _{INB} -	Inverting Input (op amp B)
_	7	7	7	V _{OUTB}	Analog Output (op amp B)
_	_	_	8	V _{OUTC}	Analog Output (op amp C)
_	_	_	9	V _{INC} -	Inverting Input (op amp C)
_	_	_	10	V _{INC} +	Non-Inverting Input (op amp C)
2	4	4	11	V _{SS}	Negative Power Supply
_	_	_	12	V _{IND} +	Non-Inverting Input (op amp D)
_	_	_	13	V _{IND} -	Inverting Input (op amp D)
_	_	_	14	V _{OUTD}	Analog Output (op amp D)
_	_	9	_	EP	Exposed Thermal Pad (EP); must be connected to V _{SS} .

3.1 Analog Outputs

The output pins are low-impedance voltage sources.

3.2 Analog Inputs

The non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.3 Power Supply Pins

The positive power supply (V_{DD}) is 2.4V to 5.5V higher than the negative power supply (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD} .

Typically, these parts are used in single-supply operation. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need bypass capacitors.

3.4 Exposed Thermal Pad (EP)

There is an internal electrical connection between the Exposed Thermal Pad (EP) and the V_{SS} pin; they must be connected to the same potential on the Printed Circuit Board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance (θ_{LIA}).

M	CF	64	91	12	1
IVI		UT	. J		

NOTES:

4.0 APPLICATION INFORMATION

The MCP6491/2/4 family of op amps is manufactured using Microchip's state-of-the-art CMOS process and is specifically designed for low-power, high-precision applications.

4.1 Inputs

4.1.1 PHASE REVERSAL

The MCP6491/2/4 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-32 shows the input voltage exceeding the supply voltage without any phase reversal.

4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins (see Section 1.1 "Absolute Maximum Ratings †").

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors against many (but not all) overvoltage conditions, and to minimize the input bias current (I_B) .




FIGURE 4-1: Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS} . They also clamp any voltages that go well above V_{DD} . Their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage (beyond V_{DD}) events. Very fast ESD events (that meet the specification) are limited so that damage does not occur.

In some applications, it may be necessary to prevent excessive voltages from reaching the op amp inputs; Figure 4-2 shows one approach to protect these inputs.




FIGURE 4-2: Protecting the Analog Inputs.

A significant amount of current can flow out of the inputs when the Common mode voltage (V_{CM}) is below ground (V_{SS}), as shown in Figure 2-34.

4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents into the input pins (see Section 1.1 "Absolute Maximum Ratings †").

Figure 4-3 shows one approach to protect these inputs. The R_1 and R_2 resistors limit the possible currents in or out of the input pins (and the ESD diodes, D_1 and D_2). The diode currents will go through either V_{DD} or V_{SS} .




FIGURE 4-3: Protecting the Analog Inputs.

4.1.4 NORMAL OPERATION

The inputs of the MCP6491/2/4 op amps use two differential input stages in parallel. One operates at a low Common mode input voltage (V_{CM}), while the other operates at a high V_{CM} . With this topology, the device operates with a V_{CM} up to 0.3V above V_{DD} and 0.3V below V_{SS} (refer to Figures 2-3 and 2-4). The input offset voltage is measured at $V_{CM} = V_{SS} - 0.3V$ and $V_{DD} + 0.3V$ to ensure proper operation.

The transition between the input stages occurs when V_{CM} is near $V_{DD} - 1.4V$ (refer to Figures 2-3 and 2-4). For the best distortion performance and gain linearity, with non-inverting gains, avoid this region of operation.

4.2 Rail-to-Rail Output

The output voltage range of the MCP6491/2/4 op amps is 0.007V (typical) and 5.493V (typical) when $R_L=10~k\Omega$ is connected to $V_{DD}/2$ and $V_{DD}=5.5V.$ Refer to Figures 2-23 and 2-24 for more information.

4.3 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. While a unity-gain buffer (G = +1V/V) is the most sensitive to capacitive loads, all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., > 100 pF when G = + 1V/V), a small series resistor at the output (R_{ISO} in Figure 4-4) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will generally be lower than the bandwidth with no capacitance load.




FIGURE 4-4: Output Resistor, R_{ISO} Stabilizes Large Capacitive Loads.

Figure 4-5 gives the recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the normalized load capacitance (C_L/G_N), where G_N is the circuit's noise gain. For non-inverting gains, G_N and the Signal Gain are equal. For inverting gains, G_N is 1 + |Signal Gain| (e.g., -1V/V gives $G_N = +2V/V$).

After selecting $R_{\rm ISO}$ for your circuit, double check the resulting frequency response peaking and step response overshoot. Modify $R_{\rm ISO}$'s value until the response is reasonable. Bench evaluation and simulations with the MCP6491/2/4 SPICE macro model are helpful.




FIGURE 4-5: Recommended R_{ISO} Values for Capacitive Loads.

4.4 Supply Bypass

With this family of operational amplifiers, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 μ F to 0.1 μ F) within 2 mm for good high-frequency performance. It can use a bulk capacitor (i.e., 1 μ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

4.5 Unused Op Amps

An unused op amp in a quad package (MCP6494) should be configured as shown in Figure 4-6. These circuits prevent the output from toggling and causing crosstalk. Circuit A sets the op amp at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the op amp, and the op amp buffers that reference voltage. Circuit B uses the minimum number of components and operates as a comparator, but it may draw more current.




FIGURE 4-6: Unused Op Amps.

4.6 PCB Surface Leakage

In applications where low-input bias current is critical, PCB surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low-humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6491/2/4 family's bias current at +25°C (1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-7.




FIGURE 4-7: Example Guard Ring Layout for Inverting Gain.

- 1. Non-Inverting Gain and Unity-Gain Buffer:
 - a.Connect the non-inverting pin (V_{IN}+) to the input with a wire that does not touch the PCB surface.
 - b.Connect the guard ring to the inverting input pin (V_{IN} –). This biases the guard ring to the Common mode input voltage.
- Inverting Gain and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors):
 - a.Connect the guard ring to the non-inverting input pin $(V_{IN}+)$. This biases the guard ring to the same reference voltage as the op amp (e.g., $V_{DD}/2$ or ground).
 - b.Connect the inverting pin (V_{IN}-) to the input with a wire that does not touch the PCB surface.

4.7 Application Circuits

4.7.1 PHOTO DETECTION

The MCP6491/2/4 op amps can be used to easily convert the signal from a sensor that produces an output current (such as a photo diode) into a voltage (a transimpedance amplifier). This is implemented with a single resistor (R_2) in the feedback loop of the amplifiers shown in Figure 4-8 and Figure 4-9. The optional capacitor (C_2) sometimes provides stability for these circuits.

A photodiode configured in the Photovoltaic mode has zero voltage potential placed across it (Figure 4-8). In this mode, the light sensitivity and linearity is maximized, making it best suited for precision applications. The key amplifier specifications for this application are: low-input bias current, Common mode input voltage range (including ground), and rail-to-rail output.




FIGURE 4-8: Photovoltaic Mode Detector.

In contrast, a photodiode that is configured in the Photoconductive mode has a reverse bias voltage across the photo-sensing element (Figure 4-9). This decreases the diode capacitance, which facilitates high-speed operation (e.g., high-speed digital communications). However, the reverse bias voltage also increased diode leakage current and caused linearity errors.




FIGURE 4-9: Photoconductive Mode Detector.

4.7.2 ACTIVE LOW PASS FILTER

The MCP6491/2/4 op amps' low-input bias current makes it possible for the designer to use larger resistors and smaller capacitors for active low-pass filter applications. However, as the resistance increases, the noise generated also increases. Parasitic capacitances and the large value resistors could also modify the frequency response. These trade-offs need to be considered when selecting circuit elements.

Usually, the op amp bandwidth is 100x the filter cutoff frequency (or higher) for good performance. It is possible to have the op amp bandwidth 10x higher than the cutoff frequency, thus having a design that is more sensitive to component tolerances.

Figure 4-10 and Figure 4-11 show low-pass, second-order, Butterworth filters with a cutoff frequency of 10 Hz. The filter in Figure 4-10 has a non-inverting gain of +1 V/V, and the filter in Figure 4-11 has an inverting gain of -1 V/V.




FIGURE 4-10: Second-Order, Low-Pass Butterworth Filter with Sallen-Key Topology.




FIGURE 4-11: Second-Order, Low-Pass Butterworth Filter with Multiple-Feedback Topology.

4.7.3 PH ELECTRODE AMPLIFIER

The MCP6491/2/4 op amps can be used for sensing applications where the sensor has high output impedance, such as a pH electrode sensor; its output impedance is in the range of 1 $M\Omega$ to 1G Ω . The key op amp specifications for these kinds of applications are low-input bias current and high-input impedance.

A typical sensing circuit is shown in Figure 4-12, it is implemented with a non-inverting amplifier which has a gain of $1+R_2/R_1$. The input voltage error due to input bias current is equal to $I_B{}^{\star}R_{OUT}$, which is amplified by $1+R_2/R_1$ at the output. To minimize the voltage error and get the V_{OUT} with better accuracy, the I_B must be small enough.




FIGURE 4-12: pH Electrode Amplifier.

M	CF	64	91	12	1
IVI		UT	· •		

NOTES:

5.0 DESIGN AIDS

Microchip Technology Inc. provides the basic design tools needed for the MCP6491/2/4 family of op amps.

5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6491/2/4 op amps is available on the Microchip web site at www.microchip.com. The model was written and tested in PSpice, owned by Orcad (Cadence[®]). For other simulators, translation may be required.

The model covers a wide aspect of the op amp's electrical specifications. Not only does the model cover voltage, current and resistance of the op amp, but it also covers the temperature and noise effects on the behavior of the op amp. The model has not been verified outside the specification range listed in the op amp data sheet. The model behaviors under these conditions cannot be guaranteed to match the actual op amp performance.

Moreover, the model is intended to be an initial design tool. Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

5.2 FilterLab Software

Microchip's FilterLab software is an innovative software tool that simplifies analog active filter (using op amps) design. Available at no cost from the Microchip web site at www.microchip.com/filterlab, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

5.3 MAPS (Microchip Advanced Part Selector)

MAPS is a software tool that helps semiconductor professionals efficiently identify Microchip devices that fit a particular design requirement. Available at no cost, MAPS is an overall selection tool for Microchip's product portfolio that includes analog, memory, MCUs and DSCs. Using this tool, you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for data sheets, purchases and sampling of Microchip parts. The web site is available at www.microchip.com/maps.

5.4 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site:

www.microchip.com/analogtools.

Some boards that are especially useful include:

- · MCP6XXX Amplifier Evaluation Board 1
- MCP6XXX Amplifier Evaluation Board 2
- · MCP6XXX Amplifier Evaluation Board 3
- MCP6XXX Amplifier Evaluation Board 4
- · Active Filter Demo Board Kit
- 5/6-Pin SOT-23 Evaluation Board, part number VSUPEV2
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board, part number SOIC8EV

5.5 Application Notes

The following Microchip analog design note and application notes are available on the Microchip web site at www.microchip.com/appnotes, and are recommended as supplemental reference resources.

- ADN003: "Select the Right Operational Amplifier for your Filtering Circuits", DS21821
- AN722: "Operational Amplifier Topologies and DC Specifications", DS00722
- AN723: "Operational Amplifier AC Specifications and Applications", DS00723
- AN884: "Driving Capacitive Loads With Op Amps", DS00884
- AN990: "Analog Sensor Conditioning Circuits An Overview", DS00990
- AN1177: "Op Amp Precision Design: DC Errors", DS01177
- AN1228: "Op Amp Precision Design: Random Noise", DS01228
- AN1297: "Microchip's Op Amp SPICE Macro Models" DS01297
- AN1332: "Current Sensing Circuit Concepts and Fundamentals" DS01332
- AN1494: "Using MCP6491 Op Amps for Photodetection Applications" DS01494

These application notes and others are listed in:

· "Signal Chain Design Guide", DS21825


M	CF	64	91	12	1
IVI		UT	· •		

NOTES:


6.0 PACKAGING INFORMATION

6.1 Package Marking Information

5-Lead SOT-23 (MCP6491 only)



Part Number	Code
MCP6491T-E/OT	3GNN



5-Lead SC-70 (MCP6491 only)



Part Number	Code
MCP6491T-E/LTY	DRNN





8-Lead MSOP (3x3 mm) (MCP6492 only)





8-Lead SOIC (3.90 mm) (MCP6492 only)





Example

Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead TDFN (2x3x0.75 mm) (MCP6492 only)




Part Number	Code
MCP6492T-E/MNY	ABN




PIN 1


Example


14-Lead SOIC (3.90 mm) (MCP6494 only)






14-Lead TSSOP (4.4 mm) (MCP6494 only)





5-Lead Plastic Small Outine Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	5		
Pitch	е	0.65 BSC		
Overall Height	A	0.80	_	1.10
Molded Package Thickness	A2	0.80	_	1.00
Standoff	A1	0.00	_	0.10
Overall Width	E	1.80	2.10	2.40
Molded Package Width	E1	1.15	1.25	1.35
Overall Length	D	1.80	2.00	2.25
Foot Length	L	0.10	0.20	0.46
Lead Thickness	С	0.08	_	0.26
Lead Width	b	0.15	_	0.40

Notes

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-061B