imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





MCP651/1S/2/3/4/5/9

50 MHz, 200 µV Op Amps with mCal

Features:

- · Gain-Bandwidth Product: 50 MHz
- Slew Rate: 30 V/µs
- Low Input Offset: ±200 µV (maximum)
- Low Input Bias Current: 6 pA (typical)
- Noise: 7.5 nV/√Hz, at 1 MHz
- · Ease-of-Use:
 - Unity-Gain Stable
 - Rail-to-Rail Output
 - Input Range incl. Negative Rail
 - No Phase Reversal
- Supply Voltage Range: +2.5V to +5.5V
- High Output Current: ±100 mA
- Supply Current: 6.0 mA/Ch (typical)
- Low-Power Mode: 5 µA/Ch
- Small Packages: SOT23-5, DFN
- Extended Temperature Range: -40°C to +125°C

Typical Applications:

- Driving A/D Converters
- · Fast Low-side Current Sensing
- Power Amplifier Control Loops
- · Optical Detector Amplifier
- · Barcode Scanners
- · Multi-Pole Active Filter
- Consumer Audio

Design Aids:

- SPICE Macro Models
- FilterLab[®] Software
- · Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards
 MCP651EV-VOS

High Gain-Bandwidth Op Amp Portfolio

Application Notes

Description:

The Microchip Technology Inc. MCP651/1S/2/3/4/5/9 family of high bandwidth and high slew rate operational amplifiers features low offset. At power-up, these op amps are self-calibrated using mCal. Some package options also provide a Calibration/Chip Select pin (CAL/CS) that supports a Low-Power mode of operation, with offset calibration at the time normal operation is re-started. These amplifiers are optimized for high speed, low noise and distortion, single-supply operation with rail-to-rail output and an input that includes the negative rail.

This family is offered in single (MCP651 and MCP651S), single with CAL/CS pin (MCP653), dual (MCP652), dual with CAL/CS pins (MCP655), quad (MCP654) and quad with CAL/CS pins (MCP659). All devices are fully specified from -40° C to $+125^{\circ}$ C.

Typical Application Circuit



V				
Model Family	Channels/Package	Gain-Bandwidth	V _{OS} (max.)	l _Q /Ch (typ.)
MCP621/1S/2/3/4/5/9	1, 2, 4	20 MHz	0.2 mV	2.5 mA
MCP631/2/3/4/5/9	1, 2, 4	24 MHz	8.0 mV	2.5 mA
MCP651/1S/2/3/4/5/9	1, 2, 4	50 MHz	0.2 mV	6.0 mA
MCP660/1/2/3/4/5/9	1, 2, 3, 4	60 MHz	8.0 mV	6.0 mA

MCP651/1S/2/3/4/5/9



1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings †

$V_{DD} - V_{SS}$	6.5V
Current at Input Pins	±2 mA
Analog Inputs (V $_{\rm IN}\text{+}$ and V $_{\rm IN}\text{-})$ †† . V $_{\rm SS}$	$_{\rm S}$ – 1.0V to V _{DD} + 1.0V
All other Inputs and Outputs $V_{\mbox{\scriptsize SS}}$	$_{\rm S}$ – 0.3V to V _{DD} + 0.3V
Difference Input voltage	V _{DD} – V _{SS}
Output Short Circuit Current	Continuous
Current at Output and Supply Pins	±150 mA
Storage Temperature	65°C to +150°C
Max. Junction Temperature	+150°C
ESD protection on all pins (HBM, MM)	≥ 1 kV. 200V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.2.2 "Input Voltage and Current Limits".

1.2 Specifications

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.5V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 1 \text{ k}\Omega$ to V_L and CAL/CS = V_{SS} (refer to Figure 1-2).

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input Offset						
Input Offset Voltage	V _{OS}	-200	_	+200	μV	After calibration (Note 1)
Input Offset Voltage Trim Step	V _{OSTRM}	_	37	200	μV	
Input Offset Voltage Drift	$\Delta V_{OS} / \Delta T_A$	_	±2.5	_	µV/°C	T _A = -40°C to +125°C
Power Supply Rejection Ratio	PSRR	61	76	—	dB	
Input Current and Impedance						
Input Bias Current	Ι _Β	_	6	_	pА	
Across Temperature	Ι _Β		130	_	pА	T _A = +85°C
Across Temperature	I _B	_	1700	5,000	pА	T _A = +125°C
Input Offset Current	I _{OS}	_	±1	_	pА	
Common Mode Input Impedance	Z _{CM}		10 ¹³ 9	_	Ω pF	
Differential Input Impedance	Z _{DIFF}	_	10 ¹³ 2	—	Ω∥pF	
Common Mode						
Common Mode Input Voltage Range	V _{CMR}	V _{SS} – 0.3	_	V _{DD} – 1.3	V	(Note 2)
Common Mode Rejection Ratio	CMRR	65	81	—	dB	V_{DD} = 2.5V, V_{CM} = -0.3 to 1.2V
	CMRR	68	84	_	dB	V_{DD} = 5.5V, V_{CM} = -0.3 to 4.2V
Open-Loop Gain						
DC Open-Loop Gain (large signal)	A _{OL}	88	114	—	dB	V_{DD} = 2.5V, V_{OUT} = 0.3V to 2.2V
	A _{OL}	94	123	_	dB	V_{DD} = 5.5V, V_{OUT} = 0.3V to 5.2V
Output						
Maximum Output Voltage Swing	V _{OL} , V _{OH}	V _{SS} + 25	—	V _{DD} - 25	mV	V_{DD} = 2.5V, G = +2, 0.5V Input Overdrive
	V _{OL} , V _{OH}	V _{SS} + 50	—	V _{DD} - 50	mV	V_{DD} = 5.5V, G = +2, 0.5V Input Overdrive
Output Short-Circuit Current	I _{SC}	±50	±95	±145	mA	V _{DD} = 2.5V (Note 3)
	I _{SC}	±50	±100	±150	mA	V _{DD} = 5.5V (Note 3)

Note 1: Describes the offset (under the specified conditions) right after power-up, or just after the CAL/ \overline{CS} pin is toggled. Thus, 1/f noise effects (an apparent wander in V_{OS}; see Figure 2-35) are not included.

2: See Figure 2-6 and Figure 2-7 for temperature effects.

3: The I_{SC} specifications are for design guidance only; they are not tested.

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

 $\label{eq:constraint} \fbox{ \begin{array}{c} \textbf{Electrical Characteristics: } \textbf{Unless otherwise indicated, } \textbf{T}_{A} = +25^{\circ}\text{C}, \textbf{V}_{DD} = +2.5\text{V to } +5.5\text{V}, \textbf{V}_{SS} = \text{GND}, \textbf{V}_{CM} = \textbf{V}_{DD}/3, \\ \textbf{V}_{OUT} \approx \textbf{V}_{DD}/2, \textbf{V}_{L} = \textbf{V}_{DD}/2, \textbf{R}_{L} = 1 \text{ k}\Omega \text{ to } \textbf{V}_{L} \text{ and } \text{CAL/CS} = \textbf{V}_{SS} \text{ (refer to Figure 1-2).} \end{array}}$

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Calibration Input						
Calibration Input Voltage Range	V _{CALRNG}	V _{SS} + 0.1	—	V _{DD} – 1.4	mV	V _{CAL} pin externally driven
Internal Calibration Voltage	V _{CAL}	0.31V _{DD}	$0.33V_{\text{DD}}$	0.35V _{DD}		V _{CAL} pin open
Input Impedance	Z _{CAL}	—	100 5	_	kΩ pF	
Power Supply						
Supply Voltage	V _{DD}	2.5	_	5.5	V	
Quiescent Current per Amplifier	ا _Q	3	6	9	mA	I _O = 0
POR Input Threshold, Low	V _{PRL}	1.15	1.40	_	V	
POR Input Threshold, High	V _{PRH}	—	1.40	1.65	V	

Note 1: Describes the offset (under the specified conditions) right after power-up, or just after the CAL/ \overline{CS} pin is toggled. Thus, 1/f noise effects (an apparent wander in V_{OS}; see Figure 2-35) are not included.

2: See Figure 2-6 and Figure 2-7 for temperature effects.

3: The I_{SC} specifications are for design guidance only; they are not tested.

TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = 25^{\circ}C$, $V_{DD} = +2.5V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 1 \text{ k}\Omega$ to V_L , $C_L = 20 \text{ pF}$ and $CAL/\overline{CS} = V_{SS}$ (refer to Figure 1-2).

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
AC Response	AC Response										
Gain-Bandwidth Product	GBWP	_	50	_	MHz						
Phase Margin	PM		65	—	0	G = +1					
Open-Loop Output Impedance	R _{OUT}	_	20	_	Ω						
AC Distortion											
Total Harmonic Distortion plus Noise	THD+N		0.0012	—	%	G = +1, V _{OUT} = 4V _{P-P} , f = 1 kHz, V _{DD} = 5.5V, BW = 80 kHz					
Step Response											
Rise Time, 10% to 90%	t _r	_	6	_	ns	G = +1, V _{OUT} = 100 mV _{P-P}					
Slew Rate	SR	_	30	_	V/µs	G = +1					
Noise											
Input Noise Voltage	E _{ni}		17	—	μV _{P-P}	f = 0.1 Hz to 10 Hz					
Input Noise Voltage Density	e _{ni}		7.5	_	nV/√Hz	f = 1 MHz					
Input Noise Current Density	i _{ni}		4	_	fA/√Hz	f = 1 kHz					

Electrical Characteristics: Unless otherwise indicated, $T_A = 25^{\circ}C$, $V_{DD} = +2.5V$ to $+5.5V$, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 1 \text{ k}\Omega$ to V_L , $C_L = 20 \text{ pF}$ and CAL/CS = V_{SS} (refer to Figure 1-1 and Figure 1-2).									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
CAL/CS Low Specifications									
CAL/CS Logic Threshold, Low	V _{IL}	V_{SS}		$0.2V_{DD}$	V				
CAL/CS Input Current, Low	I _{CSL}	_	0	_	nA	$CAL/\overline{CS} = 0V$			
CAL/CS High Specifications	CAL/CS High Specifications								
CAL/CS Logic Threshold, High	V _{IH}	$0.8V_{DD}$		V_{DD}	V				
CAL/CS Input Current, High	I _{CSH}	_	0.7	_	μA	$CAL/\overline{CS} = V_{DD}$			
GND Current	I _{SS}	-3.5	-1.8	_	μA	Single, CAL/ \overline{CS} = V _{DD} = 2.5V			
	I _{SS}	-8	-4	_	μA	Single, CAL/ $\overline{\text{CS}}$ = V _{DD} = 5.5V			
	I _{SS}	-5	-2.5	_	μA	Dual, CAL/ \overline{CS} = V _{DD} = 2.5V			
	I _{SS}	-10	-5	_	μA	Dual, CAL/ \overline{CS} = V _{DD} = 5.5V			
CAL/CS Internal Pull-Down Resistor	R _{PD}	_	5	_	MΩ				
Amplifier Output Leakage	I _{O(LEAK)}	_	50	_	nA	$CAL/\overline{CS} = V_{DD}$			
POR Dynamic Specifications	_	_		-		-			
V _{DD} Low to Amplifier Off Time (output goes High Z)	t _{POFF}	—	200	—	ns	G = +1 V/V, $V_L = V_{SS}$, V _{DD} = 2.5V to 0V step to V _{OUT} = 0.1 (2.5V)			
V _{DD} High to Amplifier On Time (including calibration)	t _{PON}	100	200	300	ms	G = +1 V/V, V _L = V _{SS} , V _{DD} = 0V to 2.5V step to V _{OUT} = 0.9 (2.5V)			
CAL/CS Dynamic Specifications									
CAL/CS Input Hysteresis	V _{HYST}	—	0.25	—	V				
CAL/CS Setup Time (between CAL/CS edges)	t _{CSU}	1		—	μs	G = + <u>1</u> V/V, V _L = V _{SS} (Notes 2, 3, 4) CAL/CS = 0.8V _{DD} to V _{OUT} = 0.1 (V _{DD} /2)			
CAL/CS High to Amplifier Off Time (output goes High Z)	t _{COFF}	_	200	_	ns	G = +1 V/V, V _L = V _{SS} , CAL/ $\overline{\text{CS}}$ = 0.8V _{DD} to V _{OUT} = 0.1 (V _{DD} /2)			
CAL/CS Low to Amplifier On Time (including calibration)	t _{CON}	_	3	4	ms	G = +1 V/V, V_L = V_{SS} , MCP651 and MCP655, CAL/ \overline{CS} = 0.2 V_{DD} to V_{OUT} = 0.9 ($V_{DD}/2$)			
	t _{CON}	—	6	8	ms	G = +1 V/V, V _L = V _{SS} , MCP659, CAL/CS = $0.2V_{DD}$ to V _{OUT} = 0.9 (V _{DD} /2)			

TABLE 1-3: DIGITAL ELECTRICAL SPECIFICATIONS

Note 1: The MCP652 single, MCP653 single, MCP655 dual and MCP659 quad have their CAL/CS inputs internally pulled down to V_{SS} (0V).

2: This time ensures that the internal logic recognizes the edge. However, for the rising edge case, if CAL/CS is raised before the calibration is complete, the calibration will be aborted and the part will return to Low-Power mode.

3: For the MCP655 dual, there is an additional constraint. CALA/CSA and CALB/CSB can be toggled simultaneously (within a time much smaller than t_{CSU}) to make both op amps perform the same function simultaneously. If they are toggled independently, then CALA/CSA (CALB/CSB) cannot be allowed to toggle while op amp B (op amp A) is in Calibration mode; allow more than the maximum t_{CON} time (4 ms) before the other side is toggled.

4: For the MCP659 quad, there is an additional constraint. CALAD/CSAD and CALBC/CSBC can be toggled simultaneously (within a time much smaller than t_{CSU}) to make all four op amps perform the same function simultaneously, and the maximum t_{CON} time is approximately doubled (8 ms). If they are toggled independently, then CALAD/CSAD (CALBC/CSBC) cannot be allowed to toggle while op amps B and C (op amps A and D) are in Calibration mode; allow more than the maximum t_{CON} time (8 ms) before the other side is toggled.

TABLE 1-4: TEMPERATURE SPECIFI	CATIONS
--------------------------------	---------

Electrical Characteristics: Unless otherwise indicated, all limits are specified for: V_{DD} = +2.5V to +5.5V, V_{SS} = GND.									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Temperature Ranges									
Specified Temperature Range	T _A	-40	—	+125	°C				
Operating Temperature Range	T _A	-40	—	+125	°C	(Note 1)			
Storage Temperature Range	T _A	-65	—	+150	°C				
Thermal Package Resistances									
Thermal Resistance, 5L-2×3 SOT	θ_{JA}	_	220.7	_	°C/W				
Thermal Resistance, 6L-2×3 SOT	θ_{JA}		190.5	—	°C/W				
Thermal Resistance, 8L-2×3 TDFN	θ_{JA}		52.5	_	°C/W				
Thermal Resistance, 8L-3×3 DFN	θ_{JA}	_	63	—	°C/W	(Note 2)			
Thermal Resistance, 8L-SOIC	θ_{JA}		163	—	°C/W				
Thermal Resistance, 10L-3×3 DFN	θ_{JA}		71	_	°C/W	(Note 2)			
Thermal Resistance, 10L-MSOP	θ_{JA}	_	202	—	°C/W				
Thermal Resistance, 14L-SOIC	θ_{JA}		95.3	—	°C/W				
Thermal Resistance, 14L-TSSOP	θ _{JA}	_	100	_	°C/W				
Thermal Resistance, 16L-4x4-QFN	θ_{JA}	—	46	_	°C/W	(Note 2)			

Note 1: Operation must not cause T_J to exceed Maximum Junction Temperature specification (150°C).

2: Measured on a standard JC51-7, four-layer printed circuit board with ground plane and vias.

1.3 Timing Diagram



Note: For the MCP655 dual and the MCP659 quad, there is an additional constraint on toggling the two CAL/ \overline{CS} pins close together; see the T_{CON} specification in Table 1-3.

FIGURE 1-1: Timing Diagram.

1.4 Test Circuits

The circuit used for most DC and AC tests is shown in Figure 1-2. This circuit can independently set V_{CM} and V_{OUT}; see Equation 1-1. Note that V_{CM} is not the circuit's Common mode voltage ((V_P + V_M)/2), and that V_{OST} includes V_{OS} plus the effects (on the input offset error, V_{OST}) of temperature, CMRR, PSRR and A_{OL}.

EQUATION 1-1:

$$\begin{split} G_{DM} &= R_F/R_G \\ V_{CM} &= (V_P + V_{DD}/2)/2 \\ V_{OST} &= V_{IN-} - V_{IN+} \\ V_{OUT} &= (V_{DD}/2) + (V_P - V_M) + V_{OST}(1 + G_{DM}) \\ \text{Where:} \\ \\ G_{DM} &= \text{Differential Mode Gain} \quad (V/V) \\ V_{CM} &= \text{Op Amp's Common Mode} \quad (V) \\ \text{Input Voltage} \\ \\ V_{OST} &= \text{Op Amp's Total Input Offset} \quad (mV) \\ \text{Voltage} \end{split}$$



FIGURE 1-2: AC and DC Test Circuit for Most Specifications.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.5V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 1 \text{ k}\Omega$ to V_L , $C_L = 20 \text{ pF}$, and CAL/ $\overline{CS} = V_{SS}$.

2.1 DC Signal Inputs



FIGURE 2-1:

Input Offset Voltage.



FIGURE 2-2:

Input Offset Voltage Drift.



FIGURE 2-3: Input Offset Voltage Repeatability (repeated calibration).



FIGURE 2-4: Input Offset Voltage vs. Power Supply Voltage.



FIGURE 2-5: Input Offs Output Voltage.









FIGURE 2-7: High-Input Common Mode Voltage Headroom vs. Ambient Temperature.



FIGURE 2-8: Input Offset Voltage vs. Common Mode Voltage with $V_{DD} = 2.5V$.



FIGURE 2-9: Input Offset Voltage vs. Common Mode Voltage with $V_{DD} = 5.5V$.



FIGURE 2-10: CMRR and PSRR vs. Ambient Temperature.



FIGURE 2-11: DC Open-Loop Gain vs. Ambient Temperature.



FIGURE 2-12: Input Bias and Offset Currents vs. Ambient Temperature with $V_{DD} = +5.5V.$



FIGURE 2-13: Input Bias and Offset Currents vs. Common Mode Input Voltage with $T_A = +85$ °C.



FIGURE 2-14: Input Bias and Offset Currents vs. Common Mode Input Voltage with $T_A = +125$ °C.



FIGURE 2-15: Input Bias Current vs. Input Voltage (below V_{SS}).

Market Current Magnitude (mA)

2.2 Other DC Voltages and Currents





FIGURE 2-17: Output Voltage Headroom vs. Ambient Temperature.



FIGURE 2-18: Output Short-Circuit Current vs. Power Supply Voltage.



FIGURE 2-19: Supply Current vs. Power Supply Voltage.



FIGURE 2-20: Supply Current vs. Common Mode Input Voltage.



FIGURE 2-21: Power-On Reset Voltages vs. Ambient Temperature.



FIGURE 2-22: Normalized Internal Calibration Voltage.



Temperature.

V_{CAL} Input Resistance vs.

2.3 Frequency Response



FIGURE 2-24: Frequency.





Open-Loop Gain vs.

FIGURE 2-25: Frequency.



FIGURE 2-26: Gain-Bandwidth Product and Phase Margin vs. Ambient Temperature.



FIGURE 2-27: Gain-Bandwidth Product and Phase Margin vs. Common Mode Input Voltage.



FIGURE 2-28: Gain-Bandwidth Product and Phase Margin vs. Output Voltage.



FIGURE 2-29: Closed-Loop Output Impedance vs. Frequency.



FIGURE 2-30: Gain Peaking vs. Normalized Capacitive Load.



FIGURE 2-31: Channel-to-Channel Separation vs. Frequency.

2.4 **Input Noise and Distortion**



FIGURE 2-32: Input Noise Voltage Density vs. Frequency.



FIGURE 2-33: Input Noise Voltage Density vs. Input Common Mode Voltage with f = 100 Hz.



FIGURE 2-34: Input Noise Voltage Density vs. Input Common Mode Voltage with f = 1 MHz.



FIGURE 2-35: Input Noise plus Offset vs. Time with 0.1 Hz Filter.



THD+N vs. Frequency.

2.5 **Time Response**



FIGURE 2-37: Non-inverting Small Signal Step Response.



FIGURE 2-38: Non-inverting Large Signal Step Response.



FIGURE 2-39: Response.

Inverting Small Signal Step



FIGURE 2-40: Inverting Large Signal Step Response.



FIGURE 2-41: The MCP651/1S/2/3/4/5/9 family shows no input phase reversal with overdrive.



Temperature.



FIGURE 2-43: Maximum Output Voltage Swing vs. Frequency.

2.6 Calibration and Chip Select Response



FIGURE 2-44: CAL/CS Current vs. Power Supply Voltage.



FIGURE 2-45: CAL/ \overline{CS} Voltage, Output Voltage and Supply Current (for Side A) vs. Time with $V_{DD} = 2.5V$.



FIGURE 2-46: CAL/CS Voltage, Output Voltage and Supply Current (for Side A) vs. Time with $V_{DD} = 5.5V$.



FIGURE 2-47: CAL/CS Hysteresis vs. Ambient Temperature.



FIGURE 2-48: CAL/CS Turn-On Time vs. Ambient Temperature.



FIGURE 2-49: CAL/\overline{CS} 's Pull-DownResistor (R_{PD}) vs. Ambient Temperature.



FIGURE 2-50: Quiescent Current in Shutdown vs. Power Supply Voltage.



FIGURE 2-51: Output Leakage Current vs. Output Voltage.

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

MC	P651	MCP651S	MCF	6 52	MCP653	MC	P654	MCP	655	MCP659		D
SOIC	TDFN	SOT	SOIC	DFN	SOT	SOIC	TSSOP	MSOP	DFN	QFN	Symbol	Description
6	6	1	1	1	1	1	1	1	1	16	V _{OUT} , V _{OUTA}	Output (op amp A)
2	2	4	2	2	4	2	2	2	2	1	V _{IN} -, V _{INA} -	Inverting Input (op amp A)
3	3	3	3	3	3	3	3	3	3	2	V _{IN} +, V _{INA} +	Non-inverting Input (op amp A)
4	4	2	4	4	2	11	11	4	4	11	V _{SS}	Negative Power Supply
8	8	_	_	_	5	_	_	5	5	—	CAL/ <u>CS,</u> CALA/CSA	Calibrate/Chip Select Digital Input (op amp A)
	_	—	_	_	_	_	—	6	6	—	CALB/CSB	Calibrate/Chip Select Digital Input (op amp B)
_	—	—	_	_	_		_	-		15	CALAD/ CSAD	Calibrate/Chip Select Digital Input (op amps A and D)
_	—	—	_	_	_	—		-	_	7	CALBC/ CSBC	Calibrate/Chip Select Digital Input (op amps B and C)
_	—	—	5	5	—	5	5	7	7	4	V _{INB} +	Non-inverting Input (op amp B)
_	—	—	6	6	—	6	6	8	8	5	V _{INB} –	Inverting Input (op amp B)
	_	—	7	7	—	7	7	9	9	6	V _{OUTB}	Output (op amp B)
_	—	—	_	—	—	10	10	—		10	V _{INC} +	Non-inverting input (op amp C)
	—	—	_	_	—	9	9	—	—	9	V _{INC} -	Inverting Input (op amp C)
—		—	—	—	—	8	8	—	—	8	V _{OUTC}	Output (op amp C)
—	—	—	—	—	—	12	12	—	—	12	V _{IND} +	Non-inverting Input (op amp D)
—	_	—	—		—	13	13	—	—	13	V _{IND} -	Inverting Input (op amp D)
	_	—	—	—	—	14	14	—	—	14	V _{OUTD}	Output (op amp D)
7	7	5	8	8	6	4	4	10	10	3	V _{DD}	Positive Power Supply
5	5	—		—	—		_	-	—	—	V _{CAL}	Calibration Com- mon Mode Voltage Input
1	1		—	_	_	—	—	—	—		NC	No Internal Connection
-	9	—	-	9	_	_			11	17	EP	Exposed Thermal Pad (EP); must be connected to Ves

3.1 Analog Outputs

The analog output pins $(\mathrm{V}_{\mathrm{OUT}})$ are low-impedance voltage sources.

3.2 Analog Inputs

The non-inverting and inverting inputs (V_{IN}+, V_{IN}-, ...) are high-impedance CMOS inputs with low bias currents.

3.3 Power Supply Pins

The positive power supply (V_{DD}) is 2.5V to 5.5V higher than the negative power supply (V_{SS}). For normal operation, the other pins are between V_{SS} and V_{DD} .

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need bypass capacitors.

3.4 Calibration Common Mode Voltage Input

A low-impedance voltage placed at this input (V_{CAL}) will set the op amps' Common mode input voltage during calibration. If this pin is left open, the Common mode input voltage during calibration is approximately V_{DD}/3. The internal resistor divider is disconnected from the supplies whenever the part is not in calibration.

3.5 Calibrate/Chip Select Digital Input

This input (CAL/ \overline{CS} , ...) is a CMOS, Schmitt-Triggered input that affects the Calibration and Low-Power modes of operation. When this pin goes high, the part is placed into a Low-Power mode and the output is High Z. When this pin goes low, a calibration sequence is started (which corrects V_{OS}). At the end of the calibration sequence, the output becomes low-impedance and the part resumes normal operation.

An internal POR triggers a calibration event when the part is powered on, or when the supply voltage drops too low. Thus, the MCP652 parts are calibrated, even though they do not have a CAL/CS pin.

3.6 Exposed Thermal Pad (EP)

There is an internal connection between the Exposed Thermal Pad (EP) and the V_{SS} pin; they must be connected to the same potential on the Printed Circuit Board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance (θ_{JA}).

4.0 APPLICATIONS

The MCP651/1S/2/3/4/5/9 family of self-zeroed op amps is manufactured using Microchip's state-of-theart CMOS process. It is designed for low-cost, lowpower and high-precision applications. Its low supply voltage, low quiescent current and wide bandwidth makes the MCP651/1S/2/3/4/5/9 ideal for batterypowered applications.

4.1 Calibration and Chip Select

These op amps include circuitry for dynamic calibration of the offset voltage (V_{OS}).

4.1.1 mCal CALIBRATION CIRCUITRY

The internal mCal circuitry, when activated, starts a delay timer (to wait for the op amp to settle to its new bias point), then calibrates the input offset voltage (V_{OS}). The mCal circuitry is triggered at power-up (and after some power brown-out events) by the internal POR, and by the memory's Parity Detector. The power-up time, when the mCal circuitry triggers the calibration sequence, is 200 ms (typical).

4.1.2 CAL/CS PIN

The CAL/ \overline{CS} pin gives the user a means to externally demand a Low-Power mode of operation, then to calibrate V_{OS}. Using the CAL/ \overline{CS} pin makes it possible to correct V_{OS} as it drifts over time (1/f noise and aging; see Figure 2-35) and across temperature.

The CAL/ \overline{CS} pin performs two functions: it places the op amp(s) in a Low-Power mode when it is held high, and starts a calibration event (correction of V_{OS}) after a rising edge.

While in the Low-Power mode, the quiescent current is quite small (I_{SS} = -3 µA, typical). The output is also in a High Z state.

During the calibration event, the quiescent current is near, but smaller than, the specified quiescent current (6 mA, typical). The output continues in the High Z state, and the inputs are disconnected from the external circuit, to prevent internal signals from affecting circuit operation. The op amp inputs are internally connected to a Common mode voltage buffer and feedback resistors. The offset is corrected (using a digital state machine, logic and memory), and the calibration constants are stored in memory.

Once the calibration event is completed, the amplifier is reconnected to the external circuitry. The turn-on time, when calibration is started with the CAL/CS pin, is 3 ms (typical).

There is an internal 5 M Ω pull-down resistor tied to the CAL/CS pin. If the CAL/CS pin is left floating, the amplifier operates normally.

For the MCP655 dual and the MCP659 quad, there is an additional constraint on toggling the two CAL/CS pins close together; see the t_{CON} specification in Table 1-3. If the two pins are toggled simultaneously, or if they are toggled separately with an adequate delay between them (greater than t_{CON}), then the CAL/CS inputs are accepted as valid. If one of the two pins toggles while the other pin's calibration routine is in progress, then an invalid input occurs and the result is unpredictable.

4.1.3 INTERNAL POR

This part includes an internal Power-On Reset (POR) to protect the internal calibration memory cells. The POR monitors the power supply voltage (V_{DD}). When the POR detects a low V_{DD} event, it places the part into the Low-Power mode of operation. When the POR detects a normal V_{DD} event, it starts a delay counter, then triggers an calibration event. The additional delay gives a total POR turn-on time of 200 ms (typical); this is also the power-up time (since the POR is triggered at power-up).

4.1.4 PARITY DETECTOR

A parity error detector monitors the memory contents for any corruption. In the rare event that a parity error is detected (e.g., corruption from an alpha particle), a POR event is automatically triggered. This will cause the input offset voltage to be re-corrected, and the op amp will not return to normal operation for a period of time (the POR turn-on time, t_{PON}).

4.1.5 CALIBRATION INPUT PIN

A V_{CAL} pin is available in some options (e.g., the single MCP651) for those applications that need the calibration to occur at an internally driven Common mode voltage other than $V_{DD}/3$.

Figure 4-1 shows the reference circuit that internally sets the op amp's Common mode reference voltage (V_{CM_INT}) during calibration (the resistors are disconnected from the supplies at other times). The 5 k Ω resistor provides over-current protection for the buffer.



FIGURE 4-1: Common-Mode Reference's Input Circuitry.

When the V_{CAL} pin is left open, the internal resistor divider generates a V_{CM_INT} of approximately V_{DD}/3, which is near the center of the input Common mode voltage range. It is recommended that an external capacitor from V_{CAL} to ground be added to improve noise immunity.

When the V_{CAL} pin is driven by an external voltage source, which is within its specified range, the op amp will have its input offset voltage calibrated at that Common mode input voltage. Make sure that V_{CAL} is within its specified range.

It is possible to use an external resistor voltage divider to modify V_{CM_INT}; see Figure 4-2. The internal circuitry at the V_{CAL} pin looks like 100 k Ω tied to V_{DD}/3. The parallel equivalent of R₁ and R₂ should be much smaller than 100 k Ω to minimize differences in matching and temperature drift between the internal and external resistors. Again, make sure that V_{CAL} is within its specified range.



FIGURE 4-2: Setting V_{CM} with External Resistors.

For instance, a design goal to set V_{CM_INT} = 0.1V when V_{DD} = 2.5V could be met with: R₁ = 24.3 kΩ, R₂ = 1.00 kΩ and C₁ = 100 nF. This will keep V_{CAL} within its range for any V_{DD}, and should be close enough to 0V for ground-based applications.

4.2 Input

4.2.1 PHASE REVERSAL

The input devices are designed to not exhibit phase inversion when the input pins exceed the supply voltages. Figure 2-41 shows an input voltage exceeding both supplies with no phase inversion.

4.2.2 INPUT VOLTAGE AND CURRENT LIMITS

The ESD protection on the inputs can be depicted as shown in Figure 4-3. This structure was chosen to protect the input transistors, and to minimize input bias current (I_B). The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS} . They also clamp any voltages that go too far

above V_{DD} ; their breakdown voltage is high enough to allow normal operation, and low enough to bypass quick ESD events within the specified limits.



FIGURE 4-3: Simplified Analog Input ESD Structures.

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents (and voltages) at the input pins (see **Section 1.1** "**Absolute Maximum Ratings †**"). Figure 4-4 shows the recommended approach to protecting these inputs. The internal ESD diodes prevent the input pins (V_{IN}+ and V_{IN}-) from going too far below ground, and the resistors R₁ and R₂ limit the possible current drawn out of the input pins. Diodes D₁ and D₂ prevent the input pins (V_{IN}+ and V_{IN}-) from going too far above V_{DD}, and dump any currents onto V_{DD}. When implemented as shown, resistors R₁ and R₂ also limit the current through D₁ and D₂.



FIGURE 4-4: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of the resistor R₁ and R₂. In this case, the currents through the diodes D₁ and D₂ need to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins (V_{IN}+ and V_{IN}-) should be very small.

A significant amount of current can flow out of the inputs (through the ESD diodes) when the Common mode voltage (V_{CM}) is below ground (V_{SS}); see Figure 2-15. Applications that are high-impedance may need to limit the usable voltage range.

4.2.3 NORMAL OPERATION

The input stage of the MCP651/1S/2/3/4/5/9 op amps uses a differential PMOS input stage. It operates at low Common mode input voltage (V_{CM}), with V_{CM} up to V_{DD} – 1.3V and down to V_{SS} – 0.3V. The input offset voltage (V_{OS}) is measured at V_{CM} = V_{SS} – 0.3V and V_{DD} – 1.3V to ensure proper operation. See Figure 2-6 and Figure 2-7 for temperature effects.

When operating at very low non-inverting gains, the output voltage is limited at the top by the V_{CM} range (< $V_{DD} - 1.3V$); see Figure 4-5.



FIGURE 4-5: Unity-Gain Voltage Limitations for Linear Operation.

4.3 Rail-to-Rail Output

4.3.0.1 Maximum Output Voltage

The Maximum Output Voltage (see Figure 2-16 and Figure 2-17) describes the output range for a given load. For instance, the output voltage swings to within 15 mV of the negative rail with a 1 k Ω load tied to $V_{DD}/2$.

4.3.0.2 Output Current

Figure 4-6 shows the possible combinations of output voltage (V_{OUT}) and output current (I_{OUT}). I_{OUT} is positive when it flows out of the op amp into the external circuit.



FIGURE 4-6: Output Current.

4.3.0.3 Power Dissipation

Since the output short circuit current (I_{SC}) is specified at ±100 mA (typical), these op amps are capable of both delivering and dissipating significant power. Two common loads, and their impact on the op amp's power dissipation, will be discussed.

Figure 4-7 shows a resistive load (R_L) with a DC output voltage (V_{OUT}). V_L is R_L 's ground point, V_{SS} is usually ground (0V) and I_{OUT} is the output current. The input currents are assumed to be negligible.



FIGURE 4-7: Diagram for Resistive Load Power Calculations.

The DC currents are:

EQUATION 4-1:

$$\begin{split} I_{OUT} &= \frac{V_{OUT} - V_L}{R_L} \\ I_{DD} \approx I_Q + max(0, I_{OUT}) \\ I_{SS} \approx -I_Q + min(0, I_{OUT}) \end{split}$$

Where:

 I_Q = Quiescent supply current for one op amp (mA/amplifier) V_{OUT} = A DC value (V)

The DC op amp power is:

EQUATION 4-2:

$$P_{OA} = I_{DD}(V_{DD} - V_{OUT}) + I_{SS}(V_{SS} - V_{OUT})$$

The maximum op amp power, for resistive loads at DC, occurs when V_{OUT} is halfway between V_{DD} and V_L or halfway between V_{SS} and V_L :

EQUATION 4-3:

$$max(P_{OA}) = I_{DD}(V_{DD} - V_{SS}) + \frac{max^{2}(V_{DD} - V_{L}, V_{L} - V_{SS})}{4R_{L}}$$

Figure 4-7 shows a capacitive load (C_L), which is driven by a sine wave with DC offset. The capacitive load causes the op amp to output higher currents at higher frequencies. Because the output rectifies I_{OUT} , the op amp's dissipated power increases (even though the capacitor does not dissipate power).



FIGURE 4-8: Diagram for Capacitive Load Power Calculations.

The output voltage is assumed to be:

EQUATION 4-4:

$$V_{OUT} = V_{DC} + V_{AC} sin(\omega t)$$
 Where:

V_{DC} = DC offset (V)

- V_{AC} = Peak output swing (V_{PK})
- ω = Radian frequency (2 π f) (rad/s)

The op amp's currents are:

EQUATION 4-5:

$$\begin{split} I_{OUT} &= C_L \cdot \frac{dV_{OUT}}{dt} = V_{AC} \omega C_L cos(\omega t) \\ I_{DD} \approx I_Q + max(0, I_{OUT}) \\ I_{SS} \approx -I_Q + min(0, I_{OUT}) \\ \end{split}$$
 Where:
$$I_Q = \text{Quiescent supply current for one} \\ \text{op amp (mA/amplifier)} \end{split}$$

The op amp's instantaneous power, average power and peak power are:

EQUATION 4-6:

$$\begin{split} P_{OA} &= I_{DD}(V_{DD} - V_{OUT}) + I_{SS}(V_{SS} - V_{OUT}) \\ ave(P_{OA}) &= (V_{DD} - V_{SS}) \Big(I_Q + \frac{4V_{AC}fC_L}{\pi} \Big) \\ max(P_{OA}) &= (V_{DD} - V_{SS}) (I_Q + 2V_{AC}fC_L) \end{split}$$

The power dissipated in a package depends on the powers dissipated by each op amp in that package: