imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





MCP651 Input Offset Evaluation Board User's Guide

© 2009 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Table of Contents

Preface	. 1
Introduction	. 1
Document Layout	. 1
Conventions Used in this Guide	. 2
Recommended Reading	. 3
The Microchip Web Site	. 3
Customer Support	. 3
Document Revision History	. 4
Chapter 1. Product Overview	
1.1 Introduction	. 5
1.2 Kit Contents	. 5
1.3 Intended Use	
1.4 Description	. 6
Chapter 2. Installation and Operation	
2.1 Introduction	
2.2 Required Tools 2.3 Configuring the Lab Equipment and PCB	
2.3 Configuring the Lab Equipment and PCB	
2.5 Converting to Other Parameters	
2.6 Settling Time, Noise and Sampling Rate	
Chapter 3. Possible Modifications	
3.1 Introduction	19
3.2 Range of Parts Supported by MCP651 Input Offset Evaluation Board 1	19
3.3 Changes to Accommodate Other DUTs2	21
Appendix A. Schematics and Layouts	
A.1 Introduction	
A.2 Schematic and Layouts	
A.3 Board – Schematic	
A.4 Board – Combination of the Top Silk Screen, Top Solder Mask and Top Meta Layers	27
A.5 Board – Top Silk Screen	
A.6 Board – Top Solder Mask and Top Metal Layer	
A.7 Board – Bottom Metal Layer	30

Appendix B. Bill Of Materials (BOM)	
B.1 MCP651 Input Offset Evaluation Board BOM	31
B.2 Adaptor Board BOM	33
Worldwide Sales and Service	34



Preface

NOTICE TO CUSTOMERS

All documentation becomes dated, and this manual is no exception. Microchip tools and documentation are constantly evolving to meet customer needs, so some actual dialogs and/or tool descriptions may differ from those in this document. Please refer to our web site (www.microchip.com) to obtain the latest documentation available.

Documents are identified with a "DS" number. This number is located on the bottom of each page, in front of the page number. The numbering convention for the DS number is "DSXXXXA", where "XXXXX" is the document number and "A" is the revision level of the document.

For the most up-to-date information on development tools, see the MPLAB[®] IDE on-line help. Select the Help menu, and then Topics to open a list of available on-line help files.

INTRODUCTION

This chapter contains general information that will be useful to know before using the MCP651 Input Offset Evaluation Board. Items discussed in this chapter include:

- Document Layout
- Conventions Used in this Guide
- Recommended Reading
- The Microchip Web Site
- · Customer Support
- Document Revision History

DOCUMENT LAYOUT

This document describes how to use the MCP651 Input Offset Evaluation Board. The manual layout is as follows:

- Chapter 1. "Product Overview" Important information about the MCP651 Input Offset Evaluation Board.
- Chapter 2. "Installation and Operation" Covers the initial set-up of the MCP651 Input Offset Evaluation Board. It lists the required tools, shows how to set up the board and how to connect lab equipment. It then demonstrates how to use this board.
- Chapter 3. "Possible Modifications" Shows how to modify the board for other single Microchip op amps in SOIC-8, PDIP-8 and other packages.
- Appendix A. "Schematics and Layouts" Shows the schematic and board layouts for the MCP651 Input Offset Evaluation Board.
- Appendix B. "Bill Of Materials (BOM)" Lists the parts used to populate the MCP651 Input Offset Evaluation Board. Also lists loose parts shipped with the board in an ESD bag, alternate components and components not populated.

CONVENTIONS USED IN THIS GUIDE

This manual uses the following documentation conventions:

DOCUMENTATION CONVENTIONS

Description	Represents	Examples	
Arial font:	·	•	
Italic characters	Referenced books	MPLAB [®] IDE User's Guide	
	Emphasized text	is the only compiler	
Initial caps	A window	the Output window	
	A dialog	the Settings dialog	
	A menu selection	select Enable Programmer	
Quotes	A field name in a window or dialog	"Save project before build"	
Underlined, italic text with right angle bracket	A menu path	<u>File>Save</u>	
Bold characters	A dialog button	Click OK	
	A tab	Click the Power tab	
N'Rnnnn	A number in verilog format, where N is the total number of digits, R is the radix and n is a digit.	4'b0010, 2'hF1	
Text in angle brackets < >	A key on the keyboard	Press <enter>, <f1></f1></enter>	
Courier New font:		1	
Plain Courier New	Sample source code	#define START	
	Filenames	autoexec.bat	
	File paths	c:\mcc18\h	
	Keywords	_asm, _endasm, static	
	Command-line options	-Opa+, -Opa-	
	Bit values	0, 1	
	Constants	OxFF, `A'	
Italic Courier New	A variable argument	file.o, where file can be any valid filename	
Square brackets []	Optional arguments	<pre>mcc18 [options] file [options]</pre>	
Curly brackets and pipe character: { }	Choice of mutually exclusive arguments; an OR selection	errorlevel {0 1}	
Ellipses	Replaces repeated text	<pre>var_name [, var_name]</pre>	
	Represents code supplied by user	<pre>void main (void) { }</pre>	

RECOMMENDED READING

This user's guide describes how to use MCP651 Input Offset Evaluation Board. Other useful documents are listed below. The following Microchip documents are available and recommended as supplemental reference resources.

MCP6V01/2/3 Data Sheet, "300 µA, Auto-Zeroed Op Amps", DS22058

Gives detailed information on the op amp family that is used for signal processing and output voltage control on the MCP651 Input Offset Evaluation Board.

MCP651 Data Sheet, "5 mA Op Amps with mCal", DS22146

Gives detailed information on the op amp family that is used as the DUT on the MCP651 Input Offset Evaluation Board.

AN1177 Application Note, "Op Amp Precision Design: DC Errors", DS01177

Discusses how to achieve high DC accuracy in op amp circuits. Also discusses the relationship between an op amp's input offset voltage (V_{OS}), CMRR, PSRR, Open-Loop Gain and V_{OS} Drift over Temperature.

AN1258 Application Note, "*Op Amp Precision Design: PCB Layout Techniques*", DS01258

Discusses how to lay out PCBs for high DC accuracy in op amp circuits. Also discusses other PCB related accuracy issues.

8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board User's Guide, DS51544

Covers the usage of the SOIC8EV Evaluation Board.

THE MICROCHIP WEB SITE

Microchip provides online support via our web site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

DOCUMENT REVISION HISTORY

Revision A (May 2009)

• Initial Release of this Document.



Chapter 1. Product Overview

1.1 INTRODUCTION

The MCP651 Input Offset Evaluation Board is described by the following:

- Assembly #: 102-00258-R2
- Order #: MCP651EV-VOS
- Name: MCP651 Input Offset Evaluation Board

Items discussed in this chapter include:

- Kit Contents
- Intended Use
- Description

1.2 KIT CONTENTS

- One MCP651 Input Offset Evaluation Board, 102-00258-R2
- Important Information "Read First"



FIGURE 1-1: MCP651 Input Of

MCP651 Input Offset Evaluation Board Kit Contents.

1.3 INTENDED USE

The MCP651 Input Offset Evaluation Board is intended to provide a simple means to measure the MCP651 Input Offset Evaluation Board op amp's input offset voltage under a variety of operating conditions. The measured input offset voltage (V_{OST}) includes the input offset voltage specified in the data sheet (V_{OS}) plus changes due to: power supply voltage (PSRR), common mode voltage (CMRR), output voltage (A_{OL}), input offset voltage drift over temperature ($\Delta V_{OS}/\Delta T_A$) and 1/f noise.

The MCP651 Input Offset Evaluation Board works most effectively at room temperature (near 25°C). Measurements at other temperatures should be done in an oven where the air velocity is minimal.

1.4 DESCRIPTION

This section starts with the conversion of DUT bias voltages described in the MCP651 data sheet to the voltages on this board. Then there is a discussion of the circuitry that controls the DUT's output voltage (V_{OUTX}) and amplifies its total input offset voltage (V_{OST}). Finally, other portions of the circuit, and their purpose, are discussed. Complete details of this board are given in **Appendix A. "Schematics and Layouts"** and **Appendix B. "Bill Of Materials (BOM)**".

1.4.1 Conversion of Bias Voltages

The MCP651 data sheet describes all of its bias voltages relative to V_{SS} , which is assumed to be at ground (0V). On the other hand, the MCP651 Input Offset Evaluation Board sets the DUT's input common mode voltage to 0V. The user needs to convert from the first set of voltages to the second set (by subtracting V_{CM}):

Data Sheet Bias Voltage (V)	Conversion Equations	Evaluation Board Bias Voltage (V)
V _{CM}	$V_{CM} - V_{CM}$	V _{CMX} = 0V
V _{DD}	$V_{DD} - V_{CM}$	V _{DDI}
V _{SS}	$V_{SS} - V_{CM}$	V _{SSI}
V _{OUT}	V _{OUT} – V _{CM}	V _{OUTX}
VL	$V_L - V_{CM}$	V _{LX}
V _{CAL}	$V_{CAL} - V_{CM}$	V _{CALX}

TABLE 1-1: CONVERSION OF BIAS VOLTAGES

The supply voltages V_{DDX} and V_{SSX} can be estimated using the MCP651's typical quiescent current (I_Q = 6 mA):

EQUATION 1-1:

$$\begin{split} V_{DDX} &= V_{DDI} + I_{\underline{Q}}(10\,\Omega) \approx V_{DDI} + 60 \ mV \\ V_{SSX} &= V_{SSI} - I_{\underline{Q}}(10\,\Omega) \approx V_{SSI} - 60 \ mV \end{split}$$

1.4.2 Simplified Circuit and Operation

Figure 1-2 is a simplified diagram of the circuitry that biases the DUT and produces an amplified version of the DUT's input offset voltage (V_{OST}). It includes gain at the input, a Proportional plus Integral (PI) controller loop, a high gain amplifier and a filter.




FIGURE 1-2: Simplified Circuit.

The elements of Figure 1-2 correspond to the components in the complete schematic **(A.3 "Board – Schematic")** as follows.

TABLE 1-2: CONVERSION OF SCHEMATIC COMPONENTS

Complete Schematic Components	Simplified Schematic Component	Conversion Equations	Typical Values (Note 1)
R1, R2	R ₁₂	= R1 R2	≈ 196.1 Ω
R3	R ₃	= R3	≈ 200.0 Ω
R4	R ₄	= R4	≈ 10.00 kΩ
R5, R6	R ₅₆	= R5 + R6	≈ 8.04 kΩ
R7, R8	R ₇₈	= R7 + R8	≈ 40.0 kΩ
C2	C ₂	= C2	≈ 22 nF
U1	"DUT"	—	—
U2	"+1 Buffer"	—	—
R11, R12	"1/G _{INT} "	= R11 / (R11 + R12)	≈ 1 / (3.213 V/V)
R13, R14		= R13 / (R13 + R14)	≈ 1 / (3.213 V/V)
U3, R11, R12, C6	"Integrator (ω _{INT} /s)"	ω _{INT} = 1 / ((R11 R12)C6)	≈ 2π (10.3 Hz)
U3, R17, C7		ω _{INT} = 1 / (R17 · C7)	≈ 2π (10.4 Hz)
U4, R23, R24, R25, R26, S2	"G _M "	= 1 + R24 / R23	\approx 3.941 V/V, S2 closed
		= 1 + (R24 + R25 + R26) / R23	≈ 39.18 V/V, S2 open
R28, C12	"Lowpass Filter (ω_{BW})"	ω _{BW} = 1 / (R28 · C12)	≈ 2π (1.59 Hz)

Note 1: Switch S2's top position is closed when to the right (LOW GAIN), and is open when to the left (HI GAIN).

Analysis of this simplified circuit gives the following nominal circuit outputs:

 $V_{OUTX} \approx V_{COX}$ $V_M \approx G_A G_M V_{OST}$

EQUATION 1-2:

Where:

 $\begin{array}{rcl} G_A &=& 1 + R4/R3 \approx 51.00 \ V/V \\ G_A G_M &\approx& 201.0 \ V/V, & S2 \ (\text{position 1}) \ \text{closed} \\ &\approx& 1998 \ V/V, & S2 \ (\text{position 1}) \ \text{open} \end{array}$

 R_1 and R_2 (R_{12}) balance the circuit at the DUT's input. These resistors are small, and are oriented on the Printed Circuit Board (PCB) to cancel their thermoelectric voltages. The parallel resistances $R_1||R_2$ and $R_3||R_4$ are equal to minimize the contribution of the DUT's input bias currents to the measured V_{OST} (contributions by R_5 through R_8 do not affect V_M); the typical value of I_{OS} at +125°C is ±100 pA, which produces a change in V_{OST} of ±0.02 $\mu V.$

The unity gain buffer (+1 gain on the bottom right) isolates the V_{COX} input filters from the following attenuator and integrator. Although it's not shown here, the resistor R14 at the input to the "+1 Buffer" ensures its output voltage is 0V when the V_{COX} connector is left open.

The attenuators (1/G_{INT}) scale V_{COX} and V_{OUTX} so that they do not overdrive op amps U2 and U3 ("+1 Buffer" and ("Integrator"). For instance, when V_{OUTX} = 5.6V (given V_{SSI} =0.3V and V_{DDI} = 5.8V), the voltages at the outputs of the attenuators (1/G_{INT}) is 1.80V.

The differential integrator accumulates the scaled difference between V_{COX} and V_{OUTX}, which slowly forces this difference to zero (the I part of the PI controller). Resistor R₅₆ injects the integrator's output at the DUT's input through resistors R₄ and R₃; it minimizes the error at V_{OUTX}.

A proportional term (the P part of the PI controller) is also injected at the DUT's input through resistor R_{78} ; it stabilizes the control loop (the integrator term becomes negligible above 16 Hz). It also sets a low frequency DUT noise gain of about 505 V/V. This proportional term is rolled off by C_2 starting at 0.18 kHz; this is high enough to not interact with the integrator term, and low enough to keep the DUT stable. Thus, C_2 minimizes noise gain at higher frequencies, which reduces the chance of unwanted feedback effects.

With the overall gain $G_A G_M$ of either 201 V/V or 1998 V/V, this circuit can measure V_{OST} values up to either ±12.4 mV or ±1.25 mV. A voltmeter with 1 mV resolution can distinguish steps of either 5 μ V or 0.5 μ V, respectively.

The DUT's noise seen at the input to G_M has a noise power bandwidth (NPBW) set by R_{78} and C_2 (0.28 kHz). This implies that this noise is dominated by the 1/f noise. The Lowpass Filter ($f_{BW} \approx 1.6$ Hz) reduces this 1/f noise a little more before it is seen at V_M . The measured noise, over a 140 second period of time with a typical part, was about 19 μV_{P-P} referred to input (RTI). This compares favorably with the MCP651's calibrated V_{OS} specification (±200 μV , maximum at +25°C).

1.4.3 DUT Bias Voltage Inputs

Figure 1-3 shows the basic DUT biasing circuitry, except the input pins which have already been discussed ($V_{CMX} = 0V$).




FIGURE 1-3: DUT Bias Circuitry.

Lab power supplies are connected to V_{DDX} and V_{SSX}. The resistors R₂₉, R₃₀, R₃₇ and R₃₈, along with the capacitors C₁₃, C₁₄, C₂₁ and C₂₂, minimize crosstalk from the other op amps on the board. Since the MCP651's quiescent current is between 3 mA and 9 mA, the actual power supply voltages (V_{DDI} and V_{SSI}) are different by 30 mV to 90 mV. I_{DD} and I_{SS} can be calculated as (I_{SS} is negative):

EQUATION 1-3:

$$I_{DD} = \frac{V_{DDX} - V_{DDI}}{10\Omega}$$
$$I_{SS} = \frac{V_{SSX} - V_{SSI}}{10\Omega}$$

The DUT's V_{CAL} pin sets its internal common mode voltage (V_{CMX} of the MCP651) when it is in calibration mode. Thus, the DUT's offset (V_{OS}) is small when V_{CMX} (0V on this board) is equal to V_{CALX}.

The RCAL potentiometer (POT or R43), with the resistors R₄₂ and R₄₃, sets V_{CALX}. The values chosen allow the POT to cover the specified V_{CALX} range, and a little more. Connecting a voltmeter to V_{CALX} makes it possible to set the POT accurately. Notice that it is also possible to drive V_{CALX} with an external voltage source (the wiper should be, but doesn't have to be, at mid-range).

 V_{OUTX} is set, as previously explained, to be equal to V_{COX} by the integrator in the PI control loop. If V_{COX} is at or beyond V_{SSI} or V_{DDI} , then the loop forces V_{OUTX} to be railed at the corresponding supply voltage.

The load resistor (R_L or R₁₀) is biased to the externally supplied voltage V_{LX}. V_{LX} is usually set to mid-supply. The V_{LX} connection can be left open, which minimizes the loading on V_{OUTX} (about 40 k Ω).

1.4.4 CAL Input

The DUT's CAL/ \overline{CS} input pin is normally held at V_{SSX} by resistors R₂₀ and R₂₁; this keeps the MCP651 in its normal mode of operation. When S₁ is closed by the user, R₂₀ pulls CAL/ \overline{CS} up to V_{DDX} (after a time set by R₂₀ and C₉), so that the MCP651 enters its low power mode of operation. Releasing S₁ then brings CAL/ \overline{CS} back to V_{SSX} (after a time set by R₂₀, R₂₁ and C₉); the time constant (R₂₀ + R₂₁)C₉ is 0.11s, which is slow enough to de-glitch S₁. Note that the supply voltages need to be constant while the DUT is being put into calibration mode, and during calibration mode (up to 4 ms of time after CAL/ \overline{CS} goes low).




FIGURE 1-4: CAL Switch and De-glitching Circuitry.

1.4.5 Bias Inputs for Other Op Amps

The other op amps (U₂, U₃ and U₄) are run on dual power supplies centered on ground. The design assumes that these supplies are ±2.5V, for the best performance. These supplies can be set as low as ±0.9V, which will keep the MCP6V01's working, but will reduce the range of possible V_{COX} and V_M values.

1.4.6 Outputs

The connector V_{CALX} outputs the voltage set by the POT RCAL. V_{DDI} and V_{SSI} are used to measure the actual DUT supply voltages, and to estimate its supply currents I_{DD} and I_{SS}. V_{OUTX} is the DUT's output voltage; it is used only to verify that the circuit is operating correctly. V_M is the most important output; it is V_{OST} multiplied by either 201 V/V or 1998 V/V.



Chapter 2. Installation and Operation

2.1 INTRODUCTION

This chapter shows how to set up and operate the MCP651 Input Offset Evaluation Board. Items discussed in this chapter include:

- Required Tools
- · Configuring the Lab Equipment and PCB
- · Operating Conditions
- Calculating DUT Parameters
- Settling Time, Noise, and Sampling Rate

2.2 REQUIRED TOOLS

- (1 or 2) Lab Power Supplies with (two) tracking outputs
 - One for +2.5V, GND -2.5V
 - The other for V_{DDX}, GND, V_{SSX} (adjustable up to $\pm 7.0V$; optional if V_{DDX} = 2.5V and V_{SSX} = -2.5V)
- (0 to 3) independent Lab Power Supplies
 - Drive $V_{CALX},\,V_{LX}$ and V_{COX} (any or all of these can be not used, as described in the next section)
 - Adjustable up to ±7.0V
- (1 or 2) Voltmeters
 - Measure V_M, V_{OUTX} (the latter is for troubleshooting only)
 - 1 mV resolution
 - -6V to +6V minimum range
 - Differential measurement (e.g., hand held meter)

2.3 CONFIGURING THE LAB EQUIPMENT AND PCB

Lab equipment is connected to this board as shown in Figure 2-1. The (surface mount) test points allow lab equipment to be connected to these boards.




FIGURE 2-1: Lab Equipment Connections and Configuration Switches for the MCP651 Input Offset Evaluation Board.

The arrows and numbers in Figure 2-1 signify the following:

- 1. Gain Setting Switch top position (# 1)
 - a) To the right (ON) for low gain ($G_M = 201 \text{ V/V}$).
 - b) To the left for high gain (G_M = 1998 V/V).
- 2. Voltmeter to measure VM
 - a) Gives amplified offset ($G_A G_M V_{OST}$).
- 3. Power Supply for VCOX
 - a) Can be left open (forces VOUTX = 0V).
 - b) Set between VSSI and VDDI.
- 4. ±2.5V Power Supplies with GND
 - a) Set at +2.5V and -2.5V (for best performance).
- 5. Power Supply for VLX (Load Resistor's bias point)
 - a) Can be left open (fewer lab power supplies; $R_1 = 40 \text{ k}\Omega$).
 - b) Can be shorted to GND with a jumper wire (VLX = 0V and $R_L = 1 \text{ k}\Omega$).
 - c) Can connect to an external lab power supply ($R_L = 1 k\Omega$).

- 6. Voltmeter to measure VOUTX
 - a) Typically not used (mainly used for validating DUT and board).
- 7. POT (RCAL) Thumb-wheel (to adjust VCALX)
 - a) Rotate clockwise (CW) to increase VCALX.
 - b) Rotate counter-clockwise (CCW) to decrease VCALX.
 - c) Usually set at mid-turn.
 - d) Can override with an external power supply at VCALX or a jumper wire (see # 9 below)
- 8. Power Supply for VSSX
 - a) Minimum of about VDDX (DUT's maximum operating supply voltage) (0.12V for the resistors in the supply line).
 - b) Maximum of +0.3V (for V_{CMX} at 0.3V below negative rail).
 - c) When VSSX = -2.5V and VDDX = +2.5V, you can connect to the -2.5V supply with a jumper wire (fewer lab power supplies).
- 9. Power Supply for VCALX
 - a) Usually not connected (RCAL sets V_{CALX}; fewer lab power supplies).
 - b) Can be shorted to GND with a jumper wire (fewer lab power supplies; $V_{CALX} = V_{CMX} = 0V$).
 - c) Can connect to an external lab power supply (it is best, but not necessary, to set RCAL to mid-supply).
- 10. Power Supply for VDDX
 - a) Minimum of -0.3V (for V_{CMX} at 0.3V above positive rail).
 - b) Maximum of about VSSX + (DUT's maximum operating supply voltage) + (0.12V for the resistors in the supply line).
 - c) When VSSX = -2.5V and VDDX = +2.5V, you can connect to the +2.5V supply with a jumper wire (fewer lab power supplies).
- 11. CAL Switch
 - Press to initiate calibration sequence (corrects DUT's V_{OST}, with internal common mode voltage set to VCALX).
 - b) There is a delay of about 4 ms for the calibration to complete, plus several tenths of a second for the circuit to settle.
- 12. Voltmeter at VDDI and VDDX (to measure I_{DD})
 - a) Measure $\Delta V = V_{DDX} V_{DDI}$.
 - b) Calculate $I_{DD} = \Delta V / (10\Omega)$
- 13. Voltmeter at VSSI and VSSX (to measure I_{SS})
 - a) Measure $\Delta V = V_{SSX} V_{SSI}$.
 - b) Calculate $I_{SS} = \Delta V / (10\Omega)$; (this is a negative value)

Note: For the best accuracy and ease of use, short VCALX to GND, set the other voltages for the desired bias during calibration, then initiate a calibration event in the DUT (push S1). Change the bias point afterwards to see how V_{OST} is changed.

2.4 OPERATING CONDITIONS

The MCP651 Input Offset Evaluation Board works most effectively at room temperature (near 25°C). Measurements at other temperatures should be done in an oven where the air velocity is minimal. Table 2-1 shows the various DUT voltages (as described in the data sheet), their nominal values and ranges, and how to convert to the voltages needed on the MCP651 Input Offset Evaluation Board.

	Single Supply Voltages (V)					
Data Sheet Symbol	Nominal	Range	Conversion Equations (V)			
V _{DD}	2.5 or 5.5	2.5 to 5.5	$V_{DDX} \leftarrow V_{DD} - V_{CM}$			
V _{SS}	0	0	$V_{SSX} \leftarrow V_{SS} - V_{CM}$			
V _{CM}	V _{DD} /3	V _{SS} – 0.3 to V _{DD} – 1.3 (Note 1)	$0 \qquad \leftarrow V_{CM} - V_{CM}$			
V _{OUT} (Note 2)	V _{DD} /2	V_{SS} + 0.2 to V_{DD} – 0.2	$V_{OUTX} \leftarrow V_{OUT} - V_{CM}$			
VL	V _{DD} /2	V_{SS} to V_{DD}	$V_{LX} \leftarrow V_L - V_{CM}$			
V _{CAL}	V _{DD} /3 (Note 3)	V_{SS} + 0.1 to V_{DD} – 1.4	$V_{CALX} \leftarrow V_{CAL} - V_{CM}$			
CAL/CS	V _{SS}	V_{SS} to V_{DD}	(Note 4)			

TABLE 2-1: CONVERTING VOLTAGES FOR THE BOARD

Note 1: At $T_A = +25^{\circ}C$. See the data sheet for changes in V_{CM} range vs. T_A .

- 2: Set the desired V_{OUT} voltage at the V_{COX} input; the integrator then forces V_{OUT} to be the same voltage.
- **3:** When the V_{CAL} pin left open. However, this board always has the POT (R43) connected, so V_{CALX} is never truly open.
- **4:** The circuit forces CAL/CS to stay within its range (as long as the supply voltages are constant when the CAL switch is activated). Normally, the part is on.
- **5**: These numbers are for the MCP651 op amp.

Once the MCP651 Input Offset Evaluation Board is powered up, the switches can be set for the desired operation. S1 (a normally off push-button switch) starts a calibration event (CAL), internal to the DUT, when pushed. S2 (top position) sets the gain of the amplifier (G_M) either high or low. See Table 2-2 for details.

TABLE 2-2: SWITCH OPERATION

Switch	Input Result		
S1	No Input	Normal Operation	
	Pushed	Calibration event started in DUT	
S2	Top Switch to the left	High Gain (1998 V/V)	
	Top Switch to the right	Low Gain (201 V/V)	
	(Bottom Switch)	(Don't Care)	

The gain is usually set low. It can be set high just after a calibration event, before changing the DUT's bias point, to obtain more accurate results for the calibrated offset voltage.

The POT (R_{CAL} or R_{43}) adjusts V_{CALX} . This voltage is where the DUT's common mode input voltage set during a calibration event (initiated by pushing S1). Adjusting this POT does not have an effect on the circuit's behavior until the CAL switch (S1) is pushed.

2.5 CONVERTING TO OTHER PARAMETERS

2.5.1 Calculating DUT Parameters

The DUT's total input offset voltage (V_{OST}) can be calculated from a measurement as shown in Equation 2-1.

EQUATION 2-1:

 $V_{OST} = V_M / (G_A G_M)$

Changing the DUT's bias voltages or ambient temperature changes V_{OST} . Microchip's application note AN1177 discusses in detail how these changes in V_{OST} are related to specifications found in our data sheets. The following list summarizes the results:

- Specified Input Offset Voltage:
 - V_{OS} = Input offset at the specified bias point
- DC Common Mode Rejection Ratio:
 - CMRR = $\Delta V_{CM} / \Delta V_{OS}$
- DC Power Supply Rejection Ratio:
 - PSRR = $(\Delta V_{DD} \Delta V_{SS})/\Delta V_{OS}$
- DC Open-loop Gain:
 - $A_{OL} = \Delta V_{OUT} / \Delta V_{OS}$
- Input Offset Drift over Temperature:
 - $\Delta V_{OS} / \Delta T_A$

Note: The data sheet Input Offset Voltage (V_{OS}) specification applies to one bias point and temperature only. The total input offset voltage (V_{OST}) includes V_{OS} and changes in input offset as bias voltages and temperature change.

Example 2-1 gives an example of how V_{OST} changes with the common mode input voltage (V_{CM}).

EXAMPLE 2-1: COMMON MODE CHANGE EXAMPLE

Given: $V_{OST} = 0.5 \text{ mV}, \quad V_{CM} = 0V$ $V_{OST} = 1.0 \text{ mV}, \quad V_{CM} = 5V$ Then: $\Delta V_{OST} = 0.5 \text{ mV}$ $\Delta V_{CM} = 5.0V$ CMRR = 5.0V / 0.5 mV = 10 V/mV = 80 dB

2.5.2 Application

Table 2-3 shows one possible measurement matrix that will allow the user to estimate key parameters for the DUT. Obviously, other values of V_{DD} and V_{CAL} could be selected.

Operating Inputs			outs	Measurement (Note 1)		
T _A (°C)	V _{DD} (V)	V _{OUT} (V)	V _{CM} (V)	G _M (V/V)	Symbol	Comments
+25	5.5	2.75	1.83	40	V _{M1}	V _{OS} and PSRR
			-0.30	4	V _{M2}	CMRR
			4.20		V _{M3}	CMRR
		0.20	1.83		V _{M4}	A _{OL}
		5.30			V _{M5}	A _{OL}
	2.5	1.25	0.83		V _{M6}	V _{OS} and PSRR
			-0.30		V _{M7}	CMRR
			1.20		V _{M8}	CMRR
		0.20	0.83		V _{M9}	A _{OL}
		2.30			V _{M10}	A _{OL}
-40	5.5	2.75	1.83		V _{M11}	V_{OS} at temperature and $\Delta V_{OS}/\Delta T_A$
+85					V _{M12}	
+125					V _{M13}	

TABLE 2-3: MEASUREMENT MATRIX

Note 1: Before making these measurements, set up the DUT to the bias point described for V_{M1} . Short V_{CALX} to GND. Then start a calibration (CAL) event using S1. Measure V_{M1} , then alter the operating conditions for each succeeding measurement; do not initiate another calibration event until all measurements are done.

Based on these measurements, we can make the following estimates, where the V_{OST_k} values are calculated from the measured V_{Mk} values (see Equation 2-1):

	TABLE 2-4:	ESTIMATES
--	------------	-----------

Operating	g Inputs	Estimates		
V _{DD} (V)	T _A (°C)	Equations Units		
1.8 and 5.5	+25	$1/PSRR = (V_{OST_1} - V_{OST_6}) / (3.0V)$	μV/V	
5.5	-40	V _{OS} = V _{OST_11}	μV	
	+25	V _{OS} = V _{OST_1}	μV	
	+85	V _{OS} = V _{OST_12}	μV	
	+125	V _{OS} = V _{OST_13}	μV	
	-40 to +125	$\Delta V_{OS} / \Delta T_{A} = (V_{OST_{13}} - V_{OST_{11}}) / (165^{\circ}C)$	μV/°C	
	+25	1/CMRR = (V _{OST_3} – V _{OST_2}) / (4.5V)	μV/V	
		$1/A_{OL} = (V_{OST_5} - V_{OST_4}) / (5.1V)$	μV/V	
1.8	+25	V _{OS} = V _{OST_6}	μV	
		1/CMRR = (V _{OST_8} – V _{OST_7}) / (1.5V)	μV/V	
		$1/A_{OL} = (V_{OST_{10}} - V_{OST_{9}}) / (2.1V)$	μV/V	

Obviously, other values of T_A , V_{DD} , ... can be used instead, with the proper adjustments to these equations.

2.6 SETTLING TIME, NOISE AND SAMPLING RATE

The bandwidth seen by the signal (DUT's V_{OST} and noise voltage), between the DUT's input and VM, is set mainly by the lowpass filter at the VM test point (TP5); this bandwidth is about 1.6 Hz. This bandwidth sets the settling time seen at VM (after the DUT's bias point has been changed) to about 0.6 seconds.

The noise seen in the measurements is a result of DUT's input noise voltage passed through the same 1.6 Hz lowpass filter. The MCP651's 1/f noise dominates at such low frequencies, so V_{OST} will appear to wander over time. The standard deviation of this 1/f wander can be estimated to be roughly:

- + 5 $\mu V_{\text{P-P}}$ for a time period of 1 second
- + 34 μV_{P-P} for a time period of 10 years

Averaging several measurements together will help reduce the noise over a short period of time. It must be understood, however, that the 1/f noise will make V_{OST} appear to change over long periods of time.

There is a practical limit on increasing the sample rate; the noise does not improve significantly after a certain point. The analog lowpass pole at 1.6 Hz causes closely spaced samples to be correlated. To avoid the overhead caused by sampling too fast, keep the sampling period near or above the pole's time constant (0.10s); this gives a minimum sample rate of 10 samples per second.

Note: Sampling much faster than 10 SPS will not improve the averaged noise significantly.

NOTES:



Chapter 3. Possible Modifications

3.1 INTRODUCTION

This chapter shows how to modify the MCP651 Input Offset Evaluation Board to measure other single op amps from Microchip Technology Inc. Items discussed in this chapter include:

- · Range of Parts Supported by the MCP651 Input Offset Evaluation Board
- · Changes to Accommodate Other DUTs

3.2 RANGE OF PARTS SUPPORTED BY MCP651 INPUT OFFSET EVALUATION BOARD

Only op amps that fall within a certain performance range are supported by the MCP651 Input Offset Evaluation Board.

3.2.1 Input Offset Voltage

In order to keep op amps U3 and U4 operating normally, the DUT's V_{OS} must be:

EQUATION 3-1:

 $V_{OS} < \pm 12.4 \text{ mV}$, Low Gain $V_{OS} < \pm 1.25 \text{ mV}$, High Gain

Where:

Low Gain = 201 V/V High Gain = 1998 V/V

More accurate op amps need higher gain for good resolution. Table 3-1 shows what V_{OS} specs can be supported for different voltmeter resolutions and amplifier gains.

TABLE 3-1: LOWER LIMIT ON V_{OS} RANGE (NOTE 1)

Voltmeter Resolution (mV)	G _A G _M (V/V)	<i>max</i> (V _{OS}) ≥ (±µV)
1 mV	201 (low gain)	500
	1998 (high gain)	50
0.1 mV	201 (low gain)	50
	1998 (high gain)	5 (Note 2)

Note 1: These results assume a minimum measurement resolution of 1% of the V_{OS} range.

2: The DUT needs to be soldered to the PCB when the maximum V_{OST} is less than $\pm 50 \ \mu$ V, or so. Inserting a PDIP-8 part into a 8-pin socket creates a contact potential (error) of the order of $\pm 1 \ \mu$ V. Also, 1/f noise needs to be low.

3.2.2 Output Headroom

The DUT's output headroom needs to be close enough to 0V to not overdrive U2 or U3. The maximum DUT V_{OH} and V_{OL} values supported (relative to V_{CM}) are:

EQUATION 3-2:

 $V_{OH} - V_{CM} \le 7.5 V$ $V_{CM} - V_{OL} \le 7.5 V$

Rail-to-rail output op amps, on a single supply voltage, must be less than 7.5V.

3.2.3 Gain Bandwidth Product

There is a minimum Gain Bandwidth Product (GBWP) to keep the feedback loop stable, and a maximum GBWP to avoid crosstalk and other issues.

EQUATION 3-3:

 $500 \ kHz \leq GBWP \leq 100 \ MHz$

3.3 CHANGES TO ACCOMMODATE OTHER DUTS

This section focuses on methods to connect to other DUTs; the circuit's design is not changed. Parts information can be found in **Appendix B. "Bill Of Materials (BOM)**".

3.3.1 Pinout

Figure 3-1 shows the MCP651 op amp's pinout. This is the standard 8-lead pinout, except for pins 5 and 8 (V_{CAL} and CAL/CS). The MCP651 Input Offset Evaluation Board is designed to take advantage of these input pins, but they are not necessary to this board's operation.




FIGURE 3-1: MCP651 Pinout.

Op Amps with No Connection (NC) at pins 1, 5 and 8 will operate properly on the MCP651 Input Offset Evaluation Board. Other op amps may need to use an adaptor board; see **Section 3.3.5 "Other Single Op Amps"**.

3.3.2 Removing the DUT

Since these boards come with the DUT (in SOIC-8) soldered on, it is necessary to de-solder them. Figure 3-2 shows the location of the DUT for either a SOIC-8 or a PDIP-8 package. A good de-soldering station makes this work much easier to do.




FIGURE 3-2: DUT's Location on the PCB.