imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





3 µA Comparator with Integrated Reference Voltage

Features:

- Factory Set Reference Voltage
- Available Voltage: 1.21V and 2.4V
- Tolerance: ±1% (typical)
- Low Quiescent Current: 2.5 µA (typical)
- Propagation Delay: 4 µs with 100 mV Overdrive
- Input Offset Voltage: ±3mV (typical)
- Rail-to-Rail Input: V_{SS} 0.3V to V_{DD} + 0.3V
- Output Options:
- MCP65R41 \rightarrow Push-Pull
- MCP65R46 \rightarrow Open-Drain
- Wide Supply Voltage Range: 1.8V to 5.5V
- Packages: SOT23-6


Typical Applications:

- · Laptop Computers
- Mobile Phones
- Hand-held Metering Systems
- Hand-held Electronics
- RC Timers
- Alarm and Monitoring Circuits
- · Window Comparators

Design Aids:

- Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards

Typical Application




Description:

The Microchip Technology Inc. MCP65R41/6 family of push-pull and open-drain output comparators are offered with integrated reference voltages of 1.21V and 2.4V. This family provides \pm 1% (typical) tolerance while consuming 2.5 μ A (typical) current. These comparators operate with a single-supply voltage as low as 1.8V to 5.5V, which makes them ideal for low cost and/or battery powered applications.

These comparators are optimized for low-power, single-supply applications with greater than rail-to-rail input operation. The output limits supply current surges and dynamic power consumption while switching. The internal input hysteresis eliminates output switching due to internal noise voltage, reducing current draw. The MCP65R41 output interfaces to CMOS/TTL logic. The open-drain output device MCP65R46 can be used as a level-shifter from 1.6V to 10V using a pull-up resistor. It can also be used as a wired-OR logic.

This family of devices is available in the 6-lead SOT-23 package.

Package Types



NOTES:

1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings†

V _{DD} - V _{SS}
All other inputs and outputsV_{SS} – 0.3V to V_{DD} + 0.3V
Difference Input voltage $ V_{DD} - V_{SS} $
Output Short Circuit Current
Current at Input Pins±2 mA
Current at Output and Supply Pins±50 mA
Storage temperature65°C to +150°C
Ambient temperature with power applied40°C to +125°C
Junction temperature +150°C
ESD protection on all pins (HBM/MM) \ge 4 kV/200V
ESD protection on MCP65R46 OUT pin (HBM/MM)
≥ 4 kV/175V

†Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Unless otherwise indicated, all limits are specified for: $V_{DD} = +1.8V$ to $+5.5V$, $V_{SS} = GND$, $T_A = +25^{\circ}C$, $V_{IN+} = -100 kO$ to $V_{CD} = /2$ (MCP65P46 only) and $P_{CD} = -2.74 kO$ to $V_{CD} = (MCP65P46 only)$							
$V_{DD}/2$, $V_{IN-} = V_{SS}$, $R_L = 100 \text{ k}\Omega$ to $V_{DD}/2$ (MCP65R41 only), and $R_{Pull-Up} = 2.74 \text{ k}\Omega$ to V_{DD} (MCP65R46 only).							
Parameters Sym Min Typ Max Units Conditions							
Power Supply							

i alameters	Oyin	141111	קעי	Wax	Onits	Conditions		
Power Supply								
Supply Voltage	V _{DD}	1.8		5.5	V			
Quiescent Current per Comparator	ا _Q	_	2.5	4	μA	I _{OUT} = 0		
Input								
Input Voltage Range	V _{CMR}	V _{SS} -0.3	_	V _{DD} +0.3	V			
Common-Mode Rejection Ratio	CMRR	55	70		dB	V_{CM} = -0.3V to 5.3V		
$V_{DD} = 5V$		50	65	-	dB	V _{CM} = 2.5V to 5.3V		
		55	70	_	dB	MCP65R41,		
						V _{CM} = -0.3V to 2.5V		
		50	70	—	dB	MCP65R46,		
						V _{CM} = -0.3V to 2.5V		
Power Supply Rejection Ratio	PSRR	63	80	_	dB	$V_{CM} = V_{SS}$		
Input Offset Voltage	V _{OS}	-10	±3	+10	mV	V _{CM} = V _{SS} (Note 1)		
Drift with Temperature	$\Delta V_{OS} / \Delta T$	—	±10	_	µV/°C	$V_{CM} = V_{SS}$		
Input Hysteresis Voltage	V _{HYST}	1	3.3	5	mV	V _{CM} = V _{SS} (Note 1)		
Drift with Temperature	$\Delta V_{HYST} / \Delta T$	_	6		µV/°C	$V_{CM} = V_{SS}$		
Drift with Temperature	$\Delta V_{HYST} / \Delta T^2$	—	5	-	µV/°C ²	$V_{CM} = V_{SS}$		
Input Bias Current	I _B	—	1	-	pА	$V_{CM} = V_{SS}$		
T _A = +85°C	I _B	—	50	_	pА	V _{CM} = V _{SS}		
T _A = +125°C	I _B	_	—	5000	pА	V _{CM} = V _{SS}		
Input Offset Current	I _{OS}	_	±1		pА	$V_{CM} = V_{SS}$		
Common Mode/ Differential Input Impedance	Z _{CM} /Z _{DIFF}	—	10 ¹³ 4		Ω pF			

Note 1: The input offset voltage is the center (average) of the input-referred trip points. The input hysteresis is the difference between the input-referred trip points.

2: Limit the output current to Absolute Maximum Rating of 30 mA.

3: Do not short the output of the MCP65R46 comparators above V_{SS} + 10V.

4: The low-power reference voltage pin is designed to drive small capacitive loads. See Section 4.5.2.

DC CHARACTERISTICS (CONTINUED)

Unless otherwise indicated, all limits are specified for: V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN+} = $V_{DD}/2$, $V_{IN-} = V_{SS}$, R_L = 100 k Ω to $V_{DD}/2$ (MCP65R41 only), and $R_{Pull-Up}$ = 2.74 k Ω to V_{DD} (MCP65R46 only).									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Push Pull Output									
High Level Output Voltage	V _{OH}	V _{DD} -0.2	_	_	V	I _{OUT} = -2 mA, V _{DD} = 5V			
Low Level Output Voltage	V _{OL}	_	_	V _{SS} +0.2	V	I _{OUT} = 2 mA, V _{DD} = 5V			
Short Circuit Current	I _{SC}	_	±50	_	mA	(Note 2) MCP65R41			
	I _{SC}	_	±1.5	_	mA	(Note 2) MCP65R46			
Open Drain Output (MCP65R46)									
Low Level Output Voltage	V _{OL}	_	_	V _{SS} +0.2	V	I _{OUT} = 2 mA			
Short Circuit Current	I _{SC}	—	±50	—	mA				
High-Level Output Current	I _{OH}	-100	—	—	nA	V _{PU} = 10V			
Pull-up Voltage	V _{PU}	1.6	_	10	V	Note 3			
Output Pin Capacitance	C _{OUT}	_	8	_	pF				
Reference Voltage Output						·			
Initial Reference Tolerance	V _{TOL}	-2	±1	+2	%	I _{REF} = 0A, V _{REF} = 1.21V and 2.4V			
	V _{REF}	1.185	1.21	1.234	V	I _{REF} = 0A			
		2.352	2.4	2.448	V				
Reference Output Current	I _{REF}		±500	_	μA	V _{TOL} = ±2% (maximum)			
Drift with Temperature (character-	$\Delta V_{REF} / \Delta T$	—	27	100	ppm	V _{REF} = 1.21V, V _{DD} = 1.8V			
ized but not production tested)			22	100	ppm	V _{REF} = 1.21V, V _{DD} = 5.5V			
			23	100	ppm	V _{REF} = 2.4V, V _{DD} = 5.5V			
Capacitive Load	CL	_	200	_	pF	Note 4			

Note 1: The input offset voltage is the center (average) of the input-referred trip points. The input hysteresis is the difference between the input-referred trip points.

2: Limit the output current to Absolute Maximum Rating of 30 mA.

3: Do not short the output of the MCP65R46 comparators above V_{SS} + 10V.

4: The low-power reference voltage pin is designed to drive small capacitive loads. See Section 4.5.2.

AC CHARACTERISTICS

Unless otherwise indicated, all limits are specified for: V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, $V_{IN+} = V_{DD}/2$, Step = 200 mV, Overdrive = 100 mV, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), $R_{Pull-UD}$ = 2.74 k Ω to V_{DD} (**MCP65R46** only), and C_L = 50 pF.

$r_{\text{pull}-\text{Dp}} = 2.74 \text{ ksz}$ to r_{DD} (more bore only), and $\sigma_{\text{L}} = 30 \text{ pr}$.							
Parameters	Sym	Min	Тур	Мах	Units	Conditions	
Rise Time	t _R		0.85		μs		
Fall Time	t _F	_	0.85	—	μs		
Propagation Delay (High-to-Low)	t _{PHL}		4	8.0	μs		
Propagation Delay (Low-to-High)	t _{PLH}		4	8.0	μs		
Propagation Delay Skew	t _{PDS}		±0.2	—	μs	Note 1	
Maximum Toggle Frequency	f _{MAX}		160		kHz	V _{DD} = 1.8V	
	f _{MAX}		120	—	kHz	V _{DD} = 5.5V	
Input Noise Voltage	E _N	_	200	_	μV _{P-P}	10 Hz to 100 kHz	

Note 1: Propagation Delay Skew is defined as: $t_{PDS} = t_{PLH} - t_{PHL}$.

TEMPERATURE SPECIFICATIONS

Unless otherwise indicated, all limits are specified for: V_{DD} = +1.8V to +5.5V and V_{SS} = GND.						
Parameters	Symbol	Min	Тур	Max	Units	Conditions
Temperature Ranges						
Specified Temperature Range	T _A	-40		+125	°C	
Operating Temperature Range	T _A	-40	—	+125	°C	
Storage Temperature Range	T _A	-65	—	+150	°C	
Thermal Package Resistances						
Thermal Resistance, SOT23-6	θ_{JA}	_	190.5	_	°C/W	

1.2 Test Circuit Configuration




FIGURE 1-1: Test Circuit for the Push-Pull Output Comparators.





FIGURE 1-2: Test Circuit for the Open-Drain Comparators.


NOTES:

2.0 TYPICAL PERFORMANCE CURVES


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.


Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), $R_{Pull-Up}$ = 2.74 k Ω to $V_{DD}/2$ (**MCP65R46** only) and C_L = 50 pF.






Input Offset Voltage.







vs. Common-Mode Input Voltage.




FIGURE 2-4: Input Offset Voltage Drift.







FIGURE 2-5: Input Offset Voltage vs. Supply Voltage vs. Temperature.





Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), $R_{Pull-Up}$ = 2.74 k Ω to $V_{DD}/2$ (**MCP65R46** only) and C_L = 50 pF.









FIGURE 2-8: Input Hysteresis Voltage at +25°C.



at +125°C.




FIGURE 2-10: Input Hysteresis Voltage Drift – Linear Temperature Compensation (TC1).







FIGURE 2-11: Input Hysteresis Voltage Drift – Quadratic Temperature Compensation (TC2).





Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN^-} = GND, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), $R_{Pull-Up}$ = 2.74 k Ω to $V_{DD}/2$ (**MCP65R46** only) and C_L = 50 pF.






FIGURE 2-14: Input Hysteresis Voltage vs. Common-Mode Input Voltage.





FIGURE 2-15: Input Hysteresis Voltage vs. Supply Voltage vs. Temperature.






FIGURE 2-17: Quiescent Current vs. Common-Mode Input Voltage.






FIGURE 2-18: Quiescent Current vs. Common-Mode Input Voltage.

Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN^-} = GND, R_L = 100 k Ω to V_{DD}/2 (MCP65R41 only), $R_{Pull-Up}$ = 2.74 k Ω to V_{DD}/2 (MCP65R46 only) and C_L = 50 pF.








FIGURE 2-20: Quiescent Current vs. Toggle Frequency.




FIGURE 2-21: Short Circuit Current vs. Supply Voltage vs. Temperature.




FIGURE 2-22: Quiescent Current vs. Common-Mode Input Voltage.






FIGURE 2-23: Quiescent Current vs. Pull-Up Voltage.







Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN^-} = GND, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), $R_{Pull-Up}$ = 2.74 k Ω to $V_{DD}/2$ (**MCP65R46** only) and C_L = 50 pF.






FIGURE 2-26: Low-to-High and High-to-Low Propagation Delays.




FIGURE 2-27: Low-to-High and High-to-Low Propagation Delays.




FIGURE 2-28: Output Headroom vs. Output Current.




FIGURE 2-29: Low-to-High and High-to-Low Propagation Delays.




FIGURE 2-30:Low-to-High andHigh-to-Low Propagation Delays.

Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), $R_{Pull-Up}$ = 2.74 k Ω to $V_{DD}/2$ (**MCP65R46** only) and C_L = 50 pF.




FIGURE 2-31: Propagation Delay vs. Common-Mode Input Voltage.




FIGURE 2-32: Propagation Delay vs. Common-Mode Input Voltage.




FIGURE 2-33: Propagation Delay vs. Supply Voltage.




FIGURE 2-34: Propagation Delay vs. Common-Mode Input Voltage.




FIGURE 2-35: Propagation Delay vs. Common-Mode Input Voltage.





FIGURE 2-36:Propagation Delay vs.Supply Voltage.



Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN^-} = GND, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), $R_{Pull-Up}$ = 2.74 k Ω to $V_{DD}/2$ (**MCP65R46** only) and C_L = 50 pF.

Temperature.




FIGURE 2-38: Propagation Delay vs. Capacitive Load.




FIGURE 2-39: Input Over-Drive.




FIGURE 2-40: Propagation Delay vs. Temperature.




FIGURE 2-41: Propagation Delay vs. Capacitive Load.





FIGURE 2-42: Propagation Delay vs. Input Over-Drive.

Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), $R_{Pull-Up}$ = 2.74 k Ω to $V_{DD}/2$ (**MCP65R46** only) and C_L = 50 pF.





Propagation Delay Skew.




FIGURE 2-44: Common-Mode Rejection Ratio and Power Supply Rejection Ratio vs. Temperature.





FIGURE 2-45: Common-Mode Rejection Ratio.





Propagation Delay Skew.




FIGURE 2-47: Common-Mode Rejection Ratio and Power Supply Rejection Ratio vs. Temperature.





FIGURE 2-48: Common-Mode Rejection Ratio.



Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN} - = GND, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), R_{Pull-U_D} = 2.74 k Ω to $V_{DD}/2$ (**MCP65R46** only) and C_L = 50 pF.

FIGURE 2-49: Input Offset Current and Input Bias Current vs. Temperature.




FIGURE 2-50: Input Offset Current and Input Bias Current vs. Common-Mode Input Voltage vs. Temperature.





FIGURE 2-51: Input Bias Current vs. Input Voltage vs. Temperature.



Ratio.








FIGURE 2-53: V_{REF} vs. V_{DD}.




Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN^-} = GND, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), $R_{Pull-Up}$ = 2.74 k Ω to $V_{DD}/2$ (**MCP65R46** only) and C_L = 50 pF.















FIGURE 2-57: V_{REF} vs. I_{REF} over Temperature.














FIGURE 2-60: Short Circuit Current vs. V_{DD}.



Note: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = $V_{DD}/2$, V_{IN^-} = GND, R_L = 100 k Ω to $V_{DD}/2$ (**MCP65R41** only), $R_{Pull-Up}$ = 2.74 k Ω to $V_{DD}/2$ (**MCP65R46** only) and C_L = 50 pF.



NOTES:

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

MCP65R41/6	Sumhal	Description
SOT23-6	Symbol	Description
1	OUT	Digital Output
2	V _{SS}	Ground
3	V _{IN} +	Non-inverting Input
4	V _{IN} -	Inverting Input
5	V _{REF}	Reference Voltage Output
6	V _{DD}	Positive Power Supply

TABLE 3-1: PIN FUNCTION TABLE

3.1 Analog Inputs

The comparator non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.2 Digital Outputs

The comparator outputs are CMOS/TTL compatible push-pull and open-drain digital outputs. The push-pull is designed to directly interface to a CMOS/TTL compatible pin while the open-drain output is designed for level shifting and wired-OR interfaces.

3.3 Analog Outputs

The $V_{\mbox{\scriptsize REF}}$ Output pin outputs a reference voltage of 1.21V or 2.4V.

3.4 Power Supply (V_{SS} and V_{DD})

The positive power supply pin (V_{DD}) is 1.8V to 5.5V higher than the negative power supply pin (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD} .

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need a local bypass capacitor (typically 0.01 µF to 0.1 µF) within 2 mm of the V_{DD} pin. These can share a bulk capacitor with the nearby analog parts (within 100 mm), but it is not required.

NOTES:

4.0 APPLICATIONS INFORMATION

The MCP65R41/6 family of push-pull and open-drain output comparators are fabricated on Microchip's stateof-the-art CMOS process. They are suitable for a wide range of high-speed applications requiring low power consumption.

4.1 Comparator Inputs

4.1.1 NORMAL OPERATION

The input stage of this family of devices uses three differential input stages in parallel: one operates at low input voltages, one at high input voltages, and one at mid input voltages. With this topology, the input voltage range is 0.3V above V_{DD} and 0.3V below V_{SS}, while providing low offset voltage throughout the Common mode range. The input offset voltage is measured at both V_{SS} - 0.3V and V_{DD} + 0.3V to ensure proper operation.

The MCP65R41/6 family has internally-set hysteresis V_{HYST} that is small enough to maintain input offset accuracy, and large enough to eliminate the output chattering caused by the comparator's own input noise voltage $E_{\rm NI}$. Figure 4-1 depicts this behavior. Input offset voltage (V_{OS}) is the center (average) of the (input-referred) low-high and high-low trip points. Input hysteresis voltage (V_{HYST}) is the difference between the same trip points.





FIGURE 4-1: The MCP65R41/6 Comparators' Internal Hysteresis Eliminates Output Chatter Caused by Input Noise Voltage.

4.1.2 INPUT VOLTAGE AND CURRENT LIMITS

The ESD protection on the inputs can be depicted as shown in Figure 4-2. This structure was chosen to protect the input transistors, and to minimize the input bias current (I_B). The input ESD diodes clamp the inputs when trying to go more than one diode drop below V_{SS} . They also clamp any voltages that go too far above V_{DD} ; their breakdown voltage is high enough to allow a normal operation, and low enough to bypass the ESD events within the specified limits.



In order to prevent damage and/or improper operation of these comparators, the circuit they are connected to limit the currents (and voltages) at the V_{IN}+ and V_{IN}- pins (see **Absolute Maximum Ratings†**). Figure 4-3 shows the recommended approach to protect these inputs. The internal ESD diodes prevent the input pins (V_{IN}+ and V_{IN}-) from going too far below ground, and the resistors R₁ and R₂ limit the possible current drawn out of the input pin. Diodes D₁ and D₂ prevent the input pin (V_{IN}+ and V_{IN}-) from going too far above V_{DD}. When implemented as shown, resistors R₁ and R₂ also limit the current through D₁ and D₂.




FIGURE 4-3: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of the resistors R₁ and R₂. In this case, the currents through the diodes D₁ and D₂ need to be limited by some other mechanism. The resistor then serves as an in-rush current limiter; the DC current into the input pins (V_{IN}+ and V_{IN}-) should be very small.

A significant amount of current can flow out of the inputs when the Common mode voltage (V_{CM}) is below ground (V_{SS}); see Figure 4-3. The applications that are high impedance may need to limit the usable voltage range.

4.1.3 PHASE REVERSAL

The MCP65R41/6 comparator family uses CMOS transistors at the input. They are designed to prevent phase inversion when the input pins exceed the supply voltages. Figure 2-3 shows an input voltage exceeding both supplies with no resulting phase inversion.

4.2 Push-Pull Output

The push-pull output is designed to be compatible with CMOS and TTL logic, while the output transistors are configured to give a rail-to-rail output performance. They are driven with circuitry that minimizes any switching current (shoot-through current from supply to supply) when the output is transitioned from high-to-low, or from low-to-high (see Figures 2-18 and 2-19 for more information).

4.3 Externally Set Hysteresis

A greater flexibility in selecting the hysteresis (or the input trip points) is achieved by using external resistors. Hysteresis reduces output chattering when one input is slowly moving past the other. It also helps in systems where it is preferable not to cycle between high and low states too frequently (e.g., air conditioner thermostatic controls). Output chatter also increases the dynamic supply current.

4.3.1 NON-INVERTING CIRCUIT

Figure 4-4 shows a non-inverting circuit for singlesupply applications using just two resistors. The resulting hysteresis diagram is shown in Figure 4-5.




FIGURE 4-4: Non-Inverting Circuit with Hysteresis for Single-Supply.




FIGURE 4-5: Hysteresis Diagram for the Non-Inverting Circuit.

The trip points for Figures 4-4 and 4-5 are:

EXAMPLE 4-1:

$$V_{TLH} = V_{REF} \left(1 + \frac{R_I}{R_F} \right) - V_{OL} \left(\frac{R_I}{R_F} \right)$$
$$V_{THL} = V_{REF} \left(1 + \frac{R_I}{R_F} \right) - V_{OH} \left(\frac{R_I}{R_F} \right)$$

Where:

 V_{TLH} = trip voltage from low to high V_{THL} = trip voltage from high to low

4.3.2 INVERTING CIRCUIT

Figure 4-6 shows an inverting circuit for single-supply using three resistors. The resulting hysteresis diagram is shown in Figure 4-7.




FIGURE 4-6: Inverting Circuit with Hysteresis.




FIGURE 4-7: Hysteresis Diagram for the Inverting Circuit.

To determine the trip voltages (V_{TLH} and V_{THL}) for the circuit shown in Figure 4-6, R₂ and R₃ can be simplified to the Thevenin equivalent circuit with respect to V_{REF}, as shown in Figure 4-8:




FIGURE 4-8: Thevenin Equivalent Circuit.

By using this simplified circuit, the trip voltage can be calculated using the following equation:

EQUATION 4-1:

$$V_{THL} = V_{OH} \left(\frac{R_{23}}{R_{23} + R_F} \right) + V_{23} \left(\frac{R_F}{R_{23} + R_F} \right)$$
$$V_{TLH} = V_{OL} \left(\frac{R_{23}}{R_{23} + R_F} \right) + V_{23} \left(\frac{R_F}{R_{23} + R_F} \right)$$
Where:
$$V_{TLH} = \text{trip voltage from low to high}$$
$$V_{THL} = \text{trip voltage from high to low}$$

Figures 2-25 and 2-28 can be used to determine the typical values for V_{OH} and $V_{OL}.$

4.4 Bypass Capacitors

With this family of comparators, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 μ F to 0.1 μ F) within 2 mm for good edge rate performance.

4.5 Capacitive Loads

4.5.1 OUT PIN

Reasonable capacitive loads (i.e., logic gates) have little impact on the propagation delay (see Figure 2-34). The supply current increases with the increasing toggle frequency (Figure 2-22), especially with higher capacitive loads. The output slew rate and propagation delay performance will be reduced with higher capacitive loads.

4.5.2 V_{REF} PIN

The reference output is designed to interface to the comparator input pins, either directly or with some resistive network (e.g., a voltage divider network) with minimal capacitive load. The recommended capacitive load is 200 pF (typical). Capacitive loads greater than 2000 pF may cause the $V_{\sf REF}$ output to oscillate at power up.

4.6 PCB Surface Leakage

In applications where the low input bias current is critical, the Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other type of contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow. This is greater than the MCP65R41/6 family's bias current at +25°C (1 pA, typical).

The easiest way to reduce the surface leakage is to use a guard ring around the sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-9.




FIGURE 4-9: Example of a Guard Ring Layout for Inverting Circuit.

Use the following steps for an inverting configuration (Figures 4-6):

- Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the comparator (e.g., V_{DD}/2 or ground).
- Connect the inverting pin (V_{IN}-) to the input pad without touching the guard ring.


Use the following steps for a non-inverting configuration (Figure 4-4):

- 1. Connect the non-inverting pin (V_{IN}+) to the input pad without touching the guard ring.
- 2. Connect the guard ring to the inverting input pin (V_{IN}) .

4.7 Typical Applications

4.7.1 PRECISE COMPARATOR

Some applications require a higher DC precision. A simple way to address this need is using an amplifier (such as the MCP6041 – a 600 nA low power and 14 kHz bandwidth op amp) to gain-up the input signal before it reaches the comparator. Figure 4-10 shows an example of this approach, which also level shifts to V_{PU} using the Open-Drain option, the MCP65R46.



4.7.2 BISTABLE MULTI-VIBRATOR

A simple bistable multi-vibrator design is shown in Figure 4-11. V_{REF} needs to be between ground and the maximum comparator internal V_{REF} of 2.4V to achieve oscillation. The output duty cycle changes with V_{REF}.




FIGURE 4-11: Bistable Multi-Vibrator.