



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



---

## 3-Phase Brushless DC (BLDC) Motor Gate Driver with Power Module, Sleep Mode, and LIN Transceiver

---

- AEC-Q100 Grade 0 Qualified
- Quiescent Current:
  - Sleep Mode: 5  $\mu$ A Typical
  - Standby Mode: < 200  $\mu$ A
- LIN Transceiver Interface (**MCP8025A**):
  - Compliant with LIN Bus Specifications 1.3, 2.2 and SAE J2602
  - Supports Baud Rates up to 20K baud
  - Internal Pull-Up Resistor and Diode
  - Protected Against Ground Shorts
  - Protected Against Loss of Ground
  - Automatic Thermal Shutdown
  - LIN Bus Dominant Time-Out
- Three Half-Bridge Drivers Configured to Drive External High-Side NMOS and Low-Side NMOS MOSFETs:
  - Independent Input Control for High-Side NMOS and Low-Side NMOS MOSFETs
  - Peak Output Current: 0.5A at 12V
  - Shoot-Through Protection
  - Overcurrent and Short-Circuit Protection
- Adjustable Output Buck Regulator (750 mW)
- Fixed Output Linear Regulators:
  - 5V at 30 mA
  - 12V at 30 mA
- Operational Amplifiers:
  - One in MCP8025A
  - Three in MCP8026
- Overcurrent Comparator with DAC Reference
- Phase Comparator with Multiplexer (**MCP8025A**)
- Neutral Simulator (**MCP8025A**)
- Level Translators (**MCP8026**)
- Input Voltage Range: 6V to 40V
- Operational Voltage Range:
  - 6V to 19V (**MCP8025A**)
  - 6V to 28V (**MCP8026**)
- Buck Regulator Undervoltage Lockout: 4V
- Undervoltage Lockout (UVLO): 5.5V (Except Buck)
- Overvoltage Lockout (OVLO)
  - 20V (**MCP8025A**)
  - 32V (**MCP8026**)
- Transient (100 ms) Voltage Tolerance: 48V
- Extended Temperature Range ( $T_A$ ): -40 to +150°C
- Thermal Shutdown

- Automotive Fuel, Water, Ventilation Motors
- Home Appliances
- Permanent Magnet Synchronous Motor (PMSM) Control
- Hobby Aircraft, Boats, Vehicles

### Description

The MCP8025A/6 devices are 3-phase brushless DC (BLDC) power modules containing three integrated half-bridge drivers capable of driving three external NMOS/NMOS transistor pairs. The three half-bridge drivers are capable of delivering a peak output current of 0.5A at 12V for driving high-side and low-side NMOS MOSFET transistors. The drivers have shoot-through, overcurrent and short-circuit protection. A Sleep mode has been added to achieve a typical “key-off” quiescent current of 5  $\mu$ A.

The MCP8025A device integrates a comparator, a buck voltage regulator, two LDO regulators, power monitoring comparators, an overtemperature sensor, a LIN transceiver, a zero-crossing detector, a neutral simulator and an operational amplifier for motor current monitoring. The phase comparator and multiplexer allow for hardware commutation detection. The neutral simulator allows commutation detection without a neutral tap in the motor. The buck converter is capable of delivering 750 mW of power for powering a companion microcontroller. The buck regulator may be disabled if not used. The on-board 5V and 12V low-dropout voltage regulators are capable of delivering 30 mA of current.

The MCP8026 replaces the LIN transceiver, neutral simulator and zero-crossing detector in MCP8025A with two level shifters and two additional op amps.

The MCP8025A/6 operation is specified over a temperature range of -40°C to +150°C.

Package options include 40-Lead 5 x 5 QFN and 48-Lead 7 x 7 TQFP with Exposed Pad (EP).




LOCAL INTERCONNECT NETWORK


# MCP8025A/6

## Package Types – MCP8025A

5 mm x 5 mm QFN-40\*




7 mm x 7 mm TQFP-48\*




\* Includes Exposed Thermal Pad (EP), see [Table 3-1](#).

## Package Types – MCP8026

5 mm x 5 mm QFN-40\*




7 mm x 7 mm TQFP-48\*




\* Includes Exposed Thermal Pad (EP), see [Table 3-2](#).

# MCP8025A/6


Functional Block Diagram – MCP8025A




## Functional Block Diagram – MCP8026



# Typical Application Circuit – MCP8025A



### Typical Application Circuit – MCP8026





# MCP8025A/6

---

NOTES:

## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

Input Voltage, $V_{DD}$ .....	(GND – 0.3V) to +46V
Input Voltage, < 100 ms Transient .....	+48V
Internal Power Dissipation .....	Internally-Limited
Operating Ambient Temperature .....	–40°C to +150°C
Operating Junction Temperature (Note 1) ...	–40°C to +160°C
Transient Junction Temperature (Note 2) .....	+170°C
Storage Temperature (Note 1) .....	–55°C to +150°C
Digital I/O .....	–0.3V to 5.5V
LV Analog I/O .....	–0.3V to 5.5V
VBx .....	(GND – 0.3V) to +46V
PHx, HSx .....	(GND – 5.5V) to +46V
ESD and Latch-Up Protection:	
$V_{DD}$ , LIN_BUS/HV_IN1 .....	≥ 8 kV HBM and ≥ 750V CDM
All other pins .....	≥ 2 kV HBM and ≥ 750V CDM
Latch-up protection – all pins .....	> 100 mA

† **Notice:** Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Note 1:** The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e.,  $T_A$ ,  $T_J$ ,  $\theta_{JA}$ ). Exceeding the maximum allowable power dissipation may cause the device operating junction temperature to exceed the maximum 160°C rating. Sustained junction temperatures above 150°C can impact the device reliability and ROM data retention.

**2:** Transient junction temperatures should not exceed one second in duration. Sustained junction temperatures above 170°C may impact the device reliability.

### AC/DC CHARACTERISTICS

**Electrical Specifications:** Unless otherwise noted,  $T_J = -40^\circ\text{C}$  to  $+150^\circ\text{C}$ , typical values are for  $+25^\circ\text{C}$ ,  $V_{DD} = 13\text{V}$ .

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>POWER SUPPLY INPUT</b>						
Input Operating Voltage	$V_{DD}$	6	—	19	V	Operating ( <b>MCP8025A</b> )
		6	—	28		Operating ( <b>MCP8026</b> )
		6	—	40		Shutdown
		4	—	32		Buck Operating Range
Transient Maximum Voltage	$V_{DDmax}$	—	—	48	V	< 100 ms ( <b>Note 2</b> )
Input Current ( <b>MCP8025A</b> )	$I_{DD}$	—	—	—	$\mu\text{A}$	$V_{DD} > 13\text{V}$
		—	5	15		Sleep mode
		—	175	—		Standby, CE = 0V, $T_J = -45^\circ\text{C}$
		—	175	—		Standby, CE = 0V, $T_J = +25^\circ\text{C}$
		—	195	300		Standby, CE = 0V, $T_J = +150^\circ\text{C}$
		—	940	—		Active, CE > $V_{DIG\_HI\_TH}$
		—	1150	—		Active, $V_{DD} = 6\text{V}$ , $T_J = +25^\circ\text{C}$
Input Current ( <b>MCP8026</b> )	$I_{DD}$	—	—	—	$\mu\text{A}$	$V_{DD} > 13\text{V}$
		—	5	15		Sleep mode
		—	120	—		Standby, CE = 0V, $T_J = -45^\circ\text{C}$
		—	120	—		Standby, CE = 0V, $T_J = +25^\circ\text{C}$
		—	144	300		Standby, CE = 0V, $T_J = +150^\circ\text{C}$
		—	950	—		Active, CE > $V_{DIG\_HI\_TH}$
		—	1090	—		Active, $V_{DD} = 6\text{V}$ , $T_J = +25^\circ\text{C}$
Digital Input/Output	DIGITAL <sub>I/O</sub>	0	—	5.5	V	
Digital Open-Drain Drive Strength	DIGITAL <sub>IOL</sub>	—	1	—	mA	$V_{DS} < 50\text{ mV}$

**Note 1:** 1000 hour cumulative maximum for ROM data retention (typical).

**2:** Limits are by design and characterization, not production tested.

# MCP8025A/6

## AC/DC CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise noted,  $T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ , typical values are for  $+25^{\circ}\text{C}$ ,  $V_{DD} = 13\text{V}$ .

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Digital Input Rising Threshold	$V_{\text{DIG\_HI\_TH}}$	1.26	—	—	V	
Digital Input Falling Threshold	$V_{\text{DIG\_LO\_TH}}$	—	—	0.54	V	
Digital Input Hysteresis	$V_{\text{DIG\_HYS}}$	—	500	—	mV	
Digital Input Current	$I_{\text{DIG}}$	—	30	100	$\mu\text{A}$	$V_{\text{DIG}} = 3\text{V}$
		—	0.2	—		$V_{\text{DIG}} = 0\text{V}$
Analog Low-Voltage Input	$\text{ANALOG}_{\text{VIN}}$	0	—	5.5	V	Excludes LIN and high-voltage pins
Analog Low-Voltage Output	$\text{ANALOG}_{\text{VOUT}}$	0	—	$V_{\text{OUT5}}$	V	Excludes LIN and high-voltage pins
<b>BIAS GENERATOR</b>						
<b>+12V Regulated Charge Pump</b>						
Charge Pump Current	$I_{\text{CP}}$	20	—	—	mA	$V_{\text{DD}} = 9\text{V}$
Charge Pump Start	$\text{CP}_{\text{START}}$	11	11.5	—	V	$V_{\text{DD}}$ falling
Charge Pump Stop	$\text{CP}_{\text{STOP}}$	—	12	12.5	V	$V_{\text{DD}}$ rising
Charge Pump Frequency (50% charging/ 50% discharging)	$\text{CP}_{\text{FSW}}$	—	76.8	—	kHz	$V_{\text{DD}} = 9\text{V}$
		—	0	—		$V_{\text{DD}} = 13\text{V}$ (stopped)
Charge Pump Switch Resistance	$\text{CP}_{\text{RDSON}}$	—	14	—	$\Omega$	$\text{RDS}_{\text{ON}}$ sum of high side and low side
Output Voltage	$V_{\text{OUT12}}$	—	12	—	V	$V_{\text{DD}} \geq 7.5\text{V}$ , $\text{C}_{\text{PUMP}} = 100\text{ nF}$ $I_{\text{OUT}} = 20\text{ mA}$
		—	9	—		$V_{\text{DD}} = 5.1\text{V}$ , $\text{C}_{\text{PUMP}} = 260\text{ nF}$ $I_{\text{OUT}} = 15\text{ mA}$
Output Voltage Tolerance	$ \text{TOL}_{\text{VOUT12}} $	—	—	4	%	$I_{\text{OUT}} = 1\text{ mA}$
Output Current	$I_{\text{OUT}}$	30	—	—	mA	Average current
Output Current Limit	$I_{\text{LIMIT}}$	40	50	—	mA	Average current
Output Voltage Temperature Coefficient	$\text{TCV}_{\text{OUT12}}$	—	50	—	ppm/ $^{\circ}\text{C}$	Note 2
Line Regulation	$\frac{ \Delta V_{\text{OUT}} }{(V_{\text{OUT}} \times \Delta V_{\text{DD}})}$	—	0.1	0.5	%/V	$13\text{V} < V_{\text{DD}} < 19\text{V}$ $I_{\text{OUT}} = 20\text{ mA}$
Load Regulation	$ \Delta V_{\text{OUT}}/V_{\text{OUT}} $	—	0.2	0.5	%	$I_{\text{OUT}} = 0.1\text{ mA}$ to $15\text{ mA}$
Power Supply Rejection Ratio	PSRR	—	60	—	dB	$f = 1\text{ kHz}$ $I_{\text{OUT}} = 10\text{ mA}$ (Note 2)
<b>+5V Linear Regulator</b>						
Output Voltage	$V_{\text{OUT5}}$	—	5	—	V	$V_{\text{DD}} = V_{\text{OUT5}} + 1\text{V}$ $I_{\text{OUT}} = 1\text{ mA}$
Output Voltage Tolerance	$ \text{TOL}_{\text{VOUT5}} $	—	—	4	%	
Output Current	$I_{\text{OUT}}$	30	—	—	mA	Average current
Output Current Limit	$I_{\text{LIMIT}}$	40	50	—	mA	Average current
Output Voltage Temperature Coefficient	$ \text{TCV}_{\text{OUT5}} $	—	50	—	ppm/ $^{\circ}\text{C}$	Note 2

**Note 1:** 1000 hour cumulative maximum for ROM data retention (typical).

**2:** Limits are by design and characterization, not production tested.

## AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ , typical values are for $+25^{\circ}\text{C}$ , $V_{DD} = 13\text{V}$ .						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Line Regulation	$\frac{ \Delta V_{OUT} }{(V_{OUT} \times \Delta V_{DD})}$	—	0.1	0.5	%/V	$6\text{V} < V_{DD} < 19\text{V}$ $I_{OUT} = 20\text{ mA}$
Load Regulation	$ \Delta V_{OUT}/V_{OUT} $	—	0.2	0.5	%	$I_{OUT} = 0.1\text{ mA}$ to $15\text{ mA}$
Dropout Voltage	$V_{DD} - V_{OUT5}$	—	180	350	mV	$I_{OUT} = 20\text{ mA}$ measurement taken when output voltage drops 2% from no-load value
Power Supply Rejection Ratio	PSRR	—	60	—	dB	$f = 1\text{ kHz}$ $I_{OUT} = 10\text{ mA}$ (Note 2)
<b>Buck Regulator</b>						
Feedback Voltage	$V_{FB}$	1.19	1.25	1.31	V	
Feedback Voltage Tolerance	$ TOLV_{FB} $	—	—	5	%	$I_{FB} = 1\text{ }\mu\text{A}$
Feedback Voltage Line Regulation	$ \Delta V_{FB}/V_{FB} /\Delta V_{DD}$	—	0.1	0.5	%/V	$V_{DD} = 6\text{V}$ to $28\text{V}$
Feedback Voltage Load Regulation	$ \Delta V_{FB}/V_{FB} $	—	0.1	0.5	%	$I_{OUT} = 5\text{ mA}$ to $150\text{ mA}$
Feedback Input Bias Current	$I_{FB}$	-100	—	+100	nA	Sink/Source (Note 2)
Feedback Voltage to Shut Down Buck Regulator	$V_{BUCK\_DIS}$	2.5	—	5.5	V	$V_{DD} > 6\text{V}$
Switching Frequency	$f_{SW}$	—	461	—	kHz	
Duty Cycle Range	$DC_{MAX}$	3	—	96	%	Note 2
PMOS Switch On Resistance	$R_{DSON}$	—	0.6	—	$\Omega$	$T_J = 25^{\circ}\text{C}$
PMOS Switch Current Limit	$I_{P(MAX)}$	—	2.5	—	A	
Ground Current – PWM Mode	$I_{GND}$	—	1.5	2.5	mA	Switching (Note 2)
Quiescent Current – PFM Mode	$I_Q$	—	150	200	$\mu\text{A}$	$I_{OUT} = 0\text{ mA}$ (Note 2)
Output Voltage Adjust Range	$V_{OUT}$	2	—	5	V	Note 2
Output Current	$I_{OUT}$	150	—	—	mA	$5\text{V}$ , $V_{DD} - V_{OUT} > 0.5\text{V}$
		250	—	—		$3\text{V}$ , $V_{DD} - V_{OUT} > 0.5\text{V}$
Output Power	$P_{OUT}$	—	750	—	mW	$P = I_{OUT} \times V_{OUT}$ 2.5A peak current (Note 2)
<b>Voltage Supervisor</b>						
Buck Input Undervoltage Lockout – Start-Up	$UVLO_{BK\_STRT}$	—	4.3	4.5	V	$V_{DD}$ rising
Buck Input Undervoltage Lockout – Shutdown	$UVLO_{BK\_STOP}$	3.8	4	—	V	$V_{DD}$ falling
Buck Input Undervoltage Lockout Hysteresis	$UVLO_{BK\_HYS}$	—	0.3	—	V	
5V LDO Undervoltage Fault Inactive	$UVLO_{5VLDO\_INACT}$	—	4.5	—	V	$V_{OUT5}$ rising (Note 2)
5V LDO Undervoltage Fault Active	$UVLO_{5VLDO\_ACT}$	—	4	—	V	$V_{OUT5}$ falling (Note 2)

**Note 1:** 1000 hour cumulative maximum for ROM data retention (typical).

**2:** Limits are by design and characterization, not production tested.

# MCP8025A/6

## AC/DC CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise noted,  $T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ , typical values are for  $+25^{\circ}\text{C}$ ,  $V_{DD} = 13\text{V}$ .

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
5V LDO Undervoltage Fault Hysteresis	$UVLO_{5VLDO\_HYS}$	—	0.5	—	V	Note 2
Input Undervoltage Lockout – Start-Up	$UVLO_{STRT}$	—	6	6.25	V	$V_{DD}$ rising
Input Undervoltage Lockout – Shutdown	$UVLO_{STOP}$	5.1	5.5	—	V	$V_{DD}$ falling
Input Undervoltage Lockout Hysteresis	$UVLO_{HYS}$	0.2	0.45	0.70	V	
Input Overvoltage Lockout – Driver Disabled ( <b>MCP8025A</b> )	$DOVLO_{STOP}$	—	20	20.5	V	$V_{DD}$ rising
Input Overvoltage Lockout – Driver Enabled ( <b>MCP8025A</b> )	$DOVLO_{STRT}$	18.75	19.5	—	V	$V_{DD}$ falling
Input Overvoltage Lockout Hysteresis ( <b>MCP8025A</b> )	$DOVLO_{HYS}$	0.15	0.5	0.75	V	
Input Overvoltage Lockout – All Functions Disabled	$AOVLO_{STOP}$	—	32	33	V	$V_{DD}$ rising
Input Overvoltage Lockout – All Functions Enabled	$AOVLO_{STRT}$	29	30	—	V	$V_{DD}$ falling
Input Overvoltage Lockout Hysteresis	$AOVLO_{HYS}$	1	2	3	V	
<b>Temperature Supervisor</b>						
Thermal Warning Temperature	$T_{WARN}$	—	72	—	$\%T_{SD}$	Rising temperature (115°C) (Note 2)
Thermal Warning Hysteresis	$\Delta T_{WARN}$	—	15	—	$^{\circ}\text{C}$	Falling temperature (Note 2)
Thermal Shutdown Temperature	$T_{SD}$	160	170	—	$^{\circ}\text{C}$	Rising temperature (Note 2)
Thermal Shutdown Hysteresis	$\Delta T_{SD}$	—	25	—	$^{\circ}\text{C}$	Falling temperature (Note 2)
<b>MOTOR CONTROL UNIT</b>						
<b>Output Drivers</b>						
PWMH/L Input Pull-Down	$R_{PULLDN}$	—	47	—	$k\Omega$	
Output Driver Source Current	$I_{SOURCE}$	0.3	—	—	A	$V_{DD} = 12\text{V}$ , HS[A:C], LS[A:C]
Output Driver Sink Current	$I_{SINK}$	0.3	—	—	A	$V_{DD} = 12\text{V}$ , HS[A:C], LS[A:C]
Output Driver Source Resistance	$R_{DSON}$	—	17	—	$\Omega$	$I_{OUT} = 10\text{ mA}$ , $V_{DD} = 12\text{V}$ HS[A:C], LS[A:C]
Output Driver Sink Resistance	$R_{DSON}$	—	17	—	$\Omega$	$I_{OUT} = 10\text{ mA}$ , $V_{DD} = 12\text{V}$ HS[A:C], LS[A:C]
Output Driver Blanking	$t_{BLANK}$	500	—	4000	ns	Configurable (Note 2)
Output Driver UVLO Threshold	$D_{UVLO}$	7.2	8	—	V	Config Register 0 bit 3 = 0
Output Driver UVLO Minimum Duration	$t_{DUVLO}$	$t_{BLANK} + 700$	—	$t_{BLANK} + 1400$	ns	Fault latched after $t_{DUVLO}$ (Note 2)
Output Driver HS Drive Voltage	$V_{HS}$	8	12	13.5	V	With respect to the phase pin
		–5.5	—	—		With respect to ground
Output Driver LS Drive Voltage	$V_{LS}$	8	12	13.5	V	With respect to ground

**Note 1:** 1000 hour cumulative maximum for ROM data retention (typical).

**2:** Limits are by design and characterization, not production tested.

## AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ , typical values are for $+25^{\circ}\text{C}$ , $V_{DD} = 13\text{V}$ .						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Output Driver Bootstrap Voltage	$V_{\text{BOOTSTRAP}}$	—	—	—	V	With respect to ground ( <b>Note 2</b> )
		—	—	44		Continuous
		—	—	48		< 100 ms
Output Driver Phase Pin Voltage	$V_{\text{PHASE}}$	—	—	—	V	With respect to ground ( <b>Note 2</b> )
		-5.5	—	44		Continuous
		-5.5	—	48		< 100 ms
Output Driver Short-Circuit Protection Threshold High Side ( $V_{DD} - V_{\text{PHx}}$ ) Low Side ( $V_{\text{PHx}} - P_{\text{GND}}$ )	$D_{\text{SC\_THR}}$	—	—	—	V	Set In Register CFG0 ( <b>Note 2</b> )
		—	0.250	—		00 (Default)
		—	0.500	—		01
		—	0.750	—		10
		—	1.000	—		11
Output Driver Short-Circuit Detected Propagation Delay	$T_{\text{SC\_DLY}}$	—	—	—	ns	$C_{\text{LOAD}} = 1000 \text{ pF}$ , $V_{DD} = 12\text{V}$ ( <b>Note 2</b> )
		—	430	—		Detection after blanking
		—	10	—		Detection during blanking, value is delay after blanking
Output Driver OVLO Turn-Off Delay	$T_{\text{OVLO\_DLY}}$	3	5	—	$\mu\text{s}$	Detection synchronized with internal clock ( <b>Note 2</b> )
Power-Up or Sleep to Standby	$t_{\text{POWER}}$	—	—	—	ms	CE High-Low-High Transition < 100 $\mu\text{s}$ (Fault Clearing) ( <b>Note 2</b> )
		—	10	—		<b>MCP8025A</b>
		—	5	—		<b>MCP8026</b>
Standby to Motor Operational	$t_{\text{MOTOR}}$	—	5	—	$\mu\text{s}$	CE High-Low-High Transition < 0.9 ms (Fault Clearing)
		—	—	5	ms	Standby state to Operational state ( <b>MCP8025A</b> ) ( <b>Note 2</b> )
		—	—	10	ms	Standby state to Operational state ( <b>MCP8026</b> ) ( <b>Note 2</b> )
Fault to Driver Output Turn-Off	$T_{\text{FAULT\_OFF}}$	—	—	—	$\mu\text{s}$	$C_{\text{LOAD}} = 1000 \text{ pF}$ , $V_{DD} = 12\text{V}$ Time after fault occurs ( <b>Note 2</b> )
		—	1	—		UVLO, OCP faults
		—	10	—		All other faults
CE Low to Driver Output Turn-Off	$T_{\text{DEL\_OFF}}$	—	100	250	ns	$C_{\text{LOAD}} = 1000 \text{ pF}$ , $V_{DD} = 12\text{V}$ Time after CE = Low ( <b>Note 2</b> )
CE Low to Standby State	$t_{\text{STANDBY}}$	—	1	—	ms	Time after CE = Low SLEEP bit = 0 ( <b>Note 2</b> )
CE Low to Sleep State	$t_{\text{SLEEP}}$	—	1	—	ms	Time after CE = Low SLEEP bit = 1 ( <b>Note 2</b> )
CE Fault Clearing Pulse	$t_{\text{FAULT\_CLR}}$	4	—	900	$\mu\text{s}$	CE High-Low-High Transition Time ( <b>Note 2</b> )

**Note 1:** 1000 hour cumulative maximum for ROM data retention (typical).

**Note 2:** Limits are by design and characterization, not production tested.

# MCP8025A/6

## AC/DC CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise noted,  $T_J = -40^\circ\text{C}$  to  $+150^\circ\text{C}$ , typical values are for  $+25^\circ\text{C}$ ,  $V_{DD} = 13\text{V}$ .

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>Current Sense Amplifier</b>						
Input Offset Voltage	$V_{OS}$	-3	—	+3	mV	$V_{CM} = 0\text{V}$ $T_A = -40^\circ\text{C}$ to $+150^\circ\text{C}$
Input Offset Temperature Drift	$\Delta V_{OS}/\Delta T_A$	—	$\pm 2$	—	$\mu\text{V}/^\circ\text{C}$	$V_{CM} = 0\text{V}$ (Note 2)
Input Bias Current	$I_B$	-1	—	+1	$\mu\text{A}$	
Common Mode Input Range	$V_{CMR}$	-0.3	—	3.5	V	Note 2
Common Mode Rejection Ratio	CMRR	—	80	—	dB	Freq = 1 kHz $I_{OUT} = 10\ \mu\text{A}$ (Note 2)
Maximum Output Voltage Swing	$V_{OL}, V_{OH}$	0.05	—	4.5	V	$I_{OUT} = 200\ \mu\text{A}$
Slew Rate	SR	—	$\pm 7$	—	$\text{V}/\mu\text{s}$	Symmetrical (Note 2)
Gain Bandwidth Product	GBWP	—	10	—	MHz	Note 2
Current Comparator Hysteresis	$CC_{HYS}$	—	10	—	mV	Note 2
Current Comparator Common Mode Input Range	$V_{CC\_CMR}$	1	—	4.5	V	Note 2
<b>Current Limit DAC</b>						
Resolution		—	8	—	bits	
Output Voltage Range	$V_{OL}, V_{OH}$	0.991	—	4.503	V	$I_{OUT} = 1\ \text{mA}$
Output Voltage	$V_{DAC}$	—	—	—	V	CFG1 Code x 13.77 mV/bit + 0.991V (Note 2)
		—	0.991	—		Code 00H
		—	1.872	—		Code 40H
		—	4.503	—		Code FFH
Input to Output Delay	$T_{DELAY}$	—	50	—	$\mu\text{s}$	Note 2
Integral Nonlinearity	INL	-0.5	—	+0.5	%FSR	%Full Scale Range (Note 2)
Differential Nonlinearity	DNL	-50	—	+50	%LSB	%LSB (Note 2)
ILIMIT_OUT Sink Current (Open-Drain)	$I_{LIMIT\_OUT}$	—	1	—	mA	$V_{LIMIT\_OUT} \leq 50\ \text{mV}$
<b>ZC Back EMF Sampler Comparator (MCP8025A)</b>						
Maximum Output Voltage Swing	$ZCV_{OL}, ZCV_{OH}$	0.05	—	5	V	$I_{OUT} = 1\ \text{mA}$
Reference Input Impedance	$ZC_{ZREF}$	—	83	—	$\text{k}\Omega$	Note 2
Input to Output Delay	$ZC_{DELAY}$	—	—	500	ns	$V_{IN\_STEP} = 500\ \text{mV}$ (Note 2)
Voltage Divider RC Time Constant	$ZC_{TRC}$	—	100	—	ns	Note 2
ZC Output Pull-Up Range	$ZC_{RPULLUP}$	3.3	10	—	$\text{k}\Omega$	Note 2
ZC Output Sink Current (Open-Drain)	$ZC_{IOL}$	—	1	—	mA	$V_{OUT} \leq 50\ \text{mV}$

**Note 1:** 1000 hour cumulative maximum for ROM data retention (typical).

**2:** Limits are by design and characterization, not production tested.

## AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ , typical values are for $+25^{\circ}\text{C}$ , $V_{DD} = 13\text{V}$ .						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>Back EMF Sampler Phase Multiplexer (MCP8025A)</b>						
MUX[1:2] Input Pull-Down	$R_{PULLDN}$	—	47	—	$\text{k}\Omega$	Note 2
Transition Time	$t_{TRAN}$	—	150	250	ns	Note 2
Delay from MUX Select to ZC Out	$MUX_{DELAY}$	—	210	—	ns	Note 2
Phase Filter Capacitors	$C_{PHASE}$	—	1.5	—	pF	MUX input to ground (Note 2)
<b>COMMUNICATION PORTS</b>						
<b>Standard LIN (MCP8025A)</b>						
<b>Microcontroller Interface</b>						
TX Input Pull-Up Resistor	$R_{PUTXD}$	—	48	—	$\text{k}\Omega$	Pull up to 5V
<b>Bus Interface</b>						
LIN Bus High-Level Input Voltage	$V_{HI}$	$0.6 \times V_{DD}$	—	—	V	Recessive state
LIN Bus Low-Level Input Voltage	$V_{LO}$	—	—	$0.4 \times V_{DD}$	V	Dominant state
LIN Bus Input Hysteresis	$V_{HYS}$	—	—	$0.175 \times V_{DD}$	V	$V_{HI} - V_{LO}$
LIN Bus Low-Level Output Current	$I_{OL}$	7.3	—	—	mA	$V_O = 0.2 \times V_{DD}$ , $V_{DD} = 8\text{V}$
		16.5	—	—		$V_O = 0.2 \times V_{DD}$ , $V_{DD} = 18\text{V}$
		30.6	—	—		$V_O = 0.251 \times V_{DD}$ , $V_{DD} = 18\text{V}$
LIN Bus Input Pull-Up Current	$I_{PU}$	5	—	180	$\mu\text{A}$	
LIN Bus Short-Circuit Current Limit	$I_{SC}$	50	—	200	mA	
LIN Bus Low-Level Output Voltage	$V_{OL}$	—	—	$0.2 \times V_{DD}$	V	
LIN Bus Input Leakage Current (at receiver during dominant bus level)	$I_{BUS\_PAS\_DOM}$	-1	—	—	mA	Driver OFF $V_{BUS} = 0\text{V}$ $V_{DD} = 12\text{V}$
LIN Bus Input Leakage Current (at receiver during recessive bus level)	$I_{BUS\_PAS\_REC}$	—	12	20	$\mu\text{A}$	Driver OFF $V_{BUS} \geq V_{DD}$ $7\text{V} < V_{BUS} < 19\text{V}$ $7\text{V} < V_{DD} < 19\text{V}$
LIN Bus Input Leakage Current (disconnected from ground)	$I_{BUS\_NO\_GND}$	-1	—	1	mA	$GND = V_{DD} = 12\text{V}$ $0\text{V} < V_{BUS} < 19\text{V}$
LIN Bus Input Leakage Current (disconnected from $V_{DD}$ )	$I_{BUS\_NO\_BAT}$	—	—	10	$\mu\text{A}$	$V_{DD} = 0\text{V}$ $0\text{V} < V_{BUS} < 19\text{V}$
Receiver Center Voltage	$V_{BUS\_CNT}$	$0.475 \times V_{DD}$	$0.5 \times V_{DD}$	$0.525 \times V_{DD}$	V	$V_{BUS\_CNT} = (V_{HI} - V_{LO})/2$
LIN Bus Slave Pull-Up Resistance	$R_{PULLUP}$	20	30	47	$\text{k}\Omega$	
LIN Dominant State Timeout	$t_{DOM\_TOUT}$	—	25	—	ms	Note 2
Propagation Delay	$T_{RX\_PD}$	—	3	6	$\mu\text{s}$	Propagation delay of receiver

**Note 1:** 1000 hour cumulative maximum for ROM data retention (typical).

**Note 2:** Limits are by design and characterization, not production tested.



# MCP8025A/6

## AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ , typical values are for $+25^{\circ}\text{C}$ , $V_{DD} = 13\text{V}$ .						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Symmetry	$T_{RX\_SYM}$	-2	—	+2	$\mu\text{s}$	Symmetry of receiver propagation delay rising edge w.r.t.falling edge
<b>Voltage Level Translators (MCP8026)</b>						
High-Voltage Input Range	$V_{IN}$	0	—	$V_{DD}$	V	
Low-Voltage Output Range	$V_{OUT}$	0	—	5	V	
Input Pull-Up Resistor	RPU	—	30	—	$\text{k}\Omega$	
High-Level Input Voltage	$V_{IH}$	0.6	—	—	$V_{DD}$	$V_{DD} = 15\text{V}$
Low-Level Input Voltage	$V_{IL}$	—	—	0.4	$V_{DD}$	$V_{DD} = 15\text{V}$
Input Hysteresis	$V_{HYS}$	—	0.24	—	$V_{DD}$	
Propagation Delay	$T_{LV\_OUT}$	—	3	6	$\mu\text{s}$	(Note 2)
Maximum Communication Frequency	$F_{MAX}$	—	—	20	$\text{kHz}$	(Note 2)
Low-Voltage Output Sink Current (Open-Drain)	$I_{OL}$	—	1	—	$\text{mA}$	$V_{OUT} \leq 50\text{ mV}$
<b>DE2 Communications</b>						
Baud Rate	BAUD	—	9600	—	bps	
Power-Up Delay	PU_DELAY	—	1	—	ms	Time from rising $V_{DD} \geq 6\text{V}$ to DE2 active (Note 2)
DE2 Sink Current	$DE2_{iSINK}$	1	—	—	$\text{mA}$	$V_{DE2} \leq 50\text{ mV}$ (Note 2)
DE2 Message Response Time	$DE2_{RSP}$	0	—	—	$\mu\text{s}$	Time from last received Stop bit to Response Start bit (Note 2)
DE2 Host Wait Time	$DE2_{WAIT}$	3.125	—	—	ms	Minimum time for host to wait for response. Three packets based on 9600 baud (Note 2)
DE2 Message Receive Timeout	$DE2_{RCVTOU}$	—	5	—	ms	Time between message bytes
<b>INTERNAL ROM (READ-ONLY MEMORY) DATA RETENTION</b>						
Cell High Temperature Operating Life	HTOL	—	1000	—	Hours	$T_J = 150^{\circ}\text{C}$ (Note 1)
Cell Operating Life		—	10	—	Years	$T_J = 85^{\circ}\text{C}$

**Note 1:** 1000 hour cumulative maximum for ROM data retention (typical).

**2:** Limits are by design and characterization, not production tested.

## TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>Temperature Ranges (Note 1)</b>						
Specified Temperature Range	$T_A$	-40		+150	°C	
Operating Temperature Range	$T_A$	-40		+150	°C	
	$T_J$	-40		+160	°C	
Storage Temperature Range	$T_A$	-55		+150	°C	(Note 2)
<b>Package Thermal Resistances</b>						
Thermal Resistance, 5 mm x 5 mm 40-Ld QFN	$\theta_{JA}$	—	37	—	°C/W	4-Layer JC51-5 standard board Natural convection
	$\theta_{JC}$	—	6.9	—		
Thermal Resistance, 7 mm x 7 mm 48-Ld TQFP with Exposed Pad	$\theta_{JA}$	—	30	—	°C/W	
	$\theta_{JC}$	—	15	—		

**Note 1:** The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e.,  $T_A$ ,  $T_J$ ,  $\theta_{JA}$ ). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum 160°C rating. Sustained junction temperatures above 160°C can impact the device reliability.

**2:** 1000 hour cumulative maximum for ROM data retention (typical).

## ESD, SUSCEPTIBILITY, SURGE AND LATCH-UP TESTING

Parameter	Standard and Test Condition	Value
Input Voltage Surges	ISO 16750-2	28V for 1 minute, 45V for 0.5 seconds
ESD according to IBEE LIN EMC – Pins LIN_BUS, VDD (HMM)	Test specification 1.0 following IEC 61000-4.2	± 8 kV (Note 1)
ESD HBM with 1.5 kΩ/100 pF	CEI/IEC 60749-26: 2006 AEC-Q100-002-Ref E JEDEC JS-001-2012	± 2 kV
ESD HBM with 1.5 kΩ/100 pF – Pins LIN_BUS, VDD, HV_IN1 against PGND	CEI/IEC 60749-26: 2006 AEC-Q100-002-Ref E JEDEC JS-001-2012	± 8 kV
ESD CDM (Charged Device Model, field-induced method – replaces machine-model method)	ESD-STM5.3.1-1999	± 750V all pins
Latch-Up Susceptibility	AEC Q100-004, 150°C	> 100 mA

**Note 1:** With LIN ESD protection diode.

# MCP8025A/6


---

NOTES:


## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.


**Note:** Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ; Junction Temperature ( $T_J$ ) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in junction temperature over the ambient temperature is not significant.




**FIGURE 2-1:** LDO Line Regulation vs. Temperature.




**FIGURE 2-4:** Bootstrap Voltage at 92% Duty Cycle.




**FIGURE 2-2:** LDO Load Regulation vs. Temperature.



**FIGURE 2-5:** LDO Short-Circuit Current vs. Input Voltage.




**FIGURE 2-3:**  $ILIMIT\_OUT$  Low to DE2 Message Delay.




**FIGURE 2-6:** 5V LDO Dynamic Linestep – Rising  $V_{DD}$ .

# MCP8025A/6


**Note:** Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ; Junction Temperature ( $T_J$ ) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in junction temperature over the ambient temperature is not significant.




**FIGURE 2-7:** 5V LDO Dynamic Linestep – Falling  $V_{DD}$ .




**FIGURE 2-10:** 5V LDO Dynamic Loadstep.




**FIGURE 2-8:** 12V LDO Dynamic Linestep – Rising  $V_{DD}$ .



**FIGURE 2-11:** 12V LDO Dynamic Loadstep.




**FIGURE 2-9:** 12V LDO Dynamic Linestep – Falling  $V_{DD}$ .




**FIGURE 2-12:** 12V LDO Output Voltage vs. Rising Input Voltage.


**Note:** Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ; Junction Temperature ( $T_J$ ) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in junction temperature over the ambient temperature is not significant.




**FIGURE 2-13:** Quiescent Current vs. Temperature (MCP8025A).




**FIGURE 2-16:** Driver  $R_{DS(on)}$  vs. Temperature.



**FIGURE 2-14:** Quiescent Current vs. Temperature (MCP8026).



**FIGURE 2-17:** Typical Baud Rate Deviation.



**FIGURE 2-15:** 500 ns PWM Dead Time Injection.

# MCP8025A/6

---

NOTES:

## 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Tables 3-1](#) and [3-2](#).

**TABLE 3-1: MCP8025A – PIN FUNCTION TABLE**

QFN	TQFP	Symbol	I/O	Description
2	1	PWM1L	I	Digital input, phase A low-side control, 47 kΩ pull-down
3	2	PWM1H	I	Digital input, phase A high-side control, 47 kΩ pull-down
4	3	CE	I	Digital input, device enable, 47 kΩ pull-down
—	4	NC	—	No connection
—	5	NC	—	No connection
5	6	LIN_BUS	I/O	LIN Bus physical layer
—	7	PGND	Power	Power 0V reference
6	8	RX	O	LIN Bus receive data, open-drain
7	9	TX	I	LIN Bus transmit data
8	10	FAULTn/TXE	I/O	LIN transceiver fault and transmit enable
9	11	MUX1	I	Digital input Back EMF sampler phase multiplexer control, 47 kΩ pull-down
10	12	MUX2	I	Digital input Back EMF sampler phase multiplexer control, 47 kΩ pull-down
11	13	ZC_OUT	O	Back EMF sampler comparator output, open-drain
12	14	COMP_REF	I	Back EMF sampler comparator reference
13	15	ILIMIT_OUT	O	Current limit comparator, MOSFET driver fault output, open-drain
14	16	L_OUT1	O	Motor current sense amplifier output
15	17	ISENSE1-	I	Motor current sense amplifier inverting input
16	18	ISENSE1+	I	Motor current sense amplifier noninverting input
17	19,20	PGND	Power	Power 0V reference
18	21	LSA	O	Phase A low-side N-channel MOSFET driver, active high
19	22	LSB	O	Phase B low-side N-channel MOSFET driver, active high
20	23	LSC	O	Phase C low-side N-channel MOSFET driver, active high
—	24	PGND	Power	Power 0V reference
21	25	HSC	O	Phase C high-side N-channel MOSFET driver, active high
22	26	HSB	O	Phase B high-side N-channel MOSFET driver, active high
23	27	HSA	O	Phase A high-side N-channel MOSFET driver, active high
24	28	PHC	I/O	Phase C high-side MOSFET driver reference, Back EMF sense input
25	29	PHB	I/O	Phase B high-side MOSFET driver reference, Back EMF sense input
26	30	PHA	I/O	Phase A high-side MOSFET driver reference, Back EMF sense input
27	31	VBC	Power	Phase C high-side MOSFET driver bias
28	32	VBB	Power	Phase B high-side MOSFET driver bias
29	33	VBA	Power	Phase A high-side MOSFET driver bias
30	34	+12V	Power	Analog circuitry and low-side gate drive bias
—	35, 36	PGND	Power	Power 0V reference
31	37	LX	Power	Buck regulator switch node, external inductor connection
32	38, 39	VDD	Power	Input Supply
33	40	FB	I	Buck regulator feedback node
34	41	+5V	Power	Internal circuitry bias
35	42	CAP2	Power	Charge pump flying capacitor input
36	43	CAP1	Power	Charge pump flying capacitor input
37	44	DE2	O	Voltage and temperature supervisor output, open-drain
38	45	PWM3L	I	Digital input, phase C low-side control, 47 kΩ pull-down
39	46	PWM3H	I	Digital input, phase C high-side control, 47 kΩ pull-down
40	47	PWM2L	I	Digital input, phase B low-side control, 47 kΩ pull-down
1	48	PWM2H	I	Digital input, phase B high-side control, 47 kΩ pull-down



# MCP8025A/6

**TABLE 3-1: MCP8025A – PIN FUNCTION TABLE (CONTINUED)**

QFN	TQFP	Symbol	I/O	Description
EP	EP	PGND	Power	Exposed Pad. Connect to Power 0V reference.

**TABLE 3-2: MCP8026 – PIN FUNCTION TABLE**

QFN	TQFP	Symbol	I/O	Description
2	1	PWM1L	I	Digital input, phase A low-side control, 47 k $\Omega$ pull-down
3	2	PWM1H	I	Digital input, phase A high-side control, 47 k $\Omega$ pull-down
4	3	CE	I	Digital input, device enable, 47 k $\Omega$ pull-down
—	4	LV_OUT2	O	Level Translator 2 logic level translated output, open-drain
—	5	HV_IN2	I	Level Translator 2 high-voltage input, 30 k $\Omega$ configurable pull-up
5	6	HV_IN1	I	Level Translator 1 high-voltage input, 30 k $\Omega$ configurable pull-up
—	7	PGND	Power	Power 0V reference
6	8	LV_OUT1	O	Level Translator 1 logic level translated output, open-drain
7	9	I_OUT3	O	Motor phase current sense amplifier 3 output
8	10	ISENSE3-	I	Motor phase current sense amplifier 3 inverting input
9	11	ISENSE3+	I	Motor phase current sense amplifier 3 noninverting input
10	12	I_OUT2	O	Motor phase current sense amplifier 2 output
11	13	ISENSE2-	I	Motor phase current sense amplifier 2 inverting input
12	14	ISENSE2+	I	Motor phase current sense amplifier 2 noninverting input
13	15	ILIMIT_OUT	O	Current limit comparator, MOSFET driver fault output, open-drain
14	16	I_OUT1	O	Motor current sense amplifier 1 output
15	17	ISENSE1-	I	Motor current sense amplifier 1 inverting input
16	18	ISENSE1+	I	Motor current sense amplifier 1 noninverting input
17	19,20	PGND	Power	Power 0V reference
18	21	LSA	O	Phase A low-side N-Channel MOSFET driver, active high
19	22	LSB	O	Phase B low-side N-Channel MOSFET driver, active high
20	23	LSC	O	Phase C low-side N-Channel MOSFET driver, active high
—	24	PGND	Power	Power 0V reference
21	25	HSC	O	Phase C high-side N-Channel MOSFET driver, active high
22	26	HSB	O	Phase B high-side N-Channel MOSFET driver, active high
23	27	HSA	O	Phase A high-side N-Channel MOSFET driver, active high
24	28	PHC	I/O	Phase C high-side MOSFET driver reference, Back EMF sense input
25	29	PHB	I/O	Phase B high-side MOSFET driver reference, Back EMF sense input
26	30	PHA	I/O	Phase A high-side MOSFET driver reference, Back EMF sense input
27	31	VBC	Power	Phase C high-side MOSFET driver bias
28	32	VBB	Power	Phase B high-side MOSFET driver bias
29	33	VBA	Power	Phase A high-side MOSFET driver bias
30	34	+12V	Power	Analog circuitry and low-side gate drive bias
—	35,36	PGND	Power	Power 0V reference
31	37	LX	Power	Buck regulator switch node, external inductor connection
32	38, 39	VDD	Power	Input supply
33	40	FB	I	Buck regulator feedback node
34	41	+5V	Power	Internal circuitry bias
35	42	CAP2	Power	Charge pump flying capacitor input
36	43	CAP1	Power	Charge pump flying capacitor input
37	44	DE2	O	Voltage and temperature supervisor output, open-drain
38	45	PWM3L	I	Digital input, phase C low-side control, 47 k $\Omega$ pull-down
39	46	PWM3H	I	Digital input, phase C high-side control, 47 k $\Omega$ pull-down
40	47	PWM2L	I	Digital input, phase B low-side control, 47 k $\Omega$ pull-down

**TABLE 3-2: MCP8026 – PIN FUNCTION TABLE (CONTINUED)**

QFN	TQFP	Symbol	I/O	Description
1	48	PWM2H	I	Digital input, phase B high-side control, 47 kΩ pull-down
EP	EP	PGND	Power	Exposed Pad. Connect to Power 0V reference.

### 3.1 Low-Side PWM Inputs (PWM1L, PWM2L, PWM3L)

Digital PWM inputs for low-side driver control. Each input has a 47 kΩ pull-down to ground. The PWM signals may contain dead-time timing or the system may use configuration register 2 (CFG2) to set the dead time.

### 3.2 High-Side PWM Inputs (PWM1H, PWM2H, PWM3H)

Digital PWM inputs for high-side driver control. Each input has a 47 kΩ pull-down to ground. The PWM signals may contain dead-time timing or the system may use the configuration register 2 (CFG2) to set the dead time.

### 3.3 No Connect (NC)

Reserved. Do not connect.

### 3.4 Chip Enable Input (CE)

Chip Enable input is used to enable/disable the output driver and on-board functions. When CE is high, all device functions are enabled. When CE is low, the device operates in Standby or Sleep mode. When Standby mode is active, the current amplifiers and the 12V LDO are disabled. The buck regulator, the DE2 pin, the voltage and temperature sensor functions are not affected. The 5V LDO is disabled on the MCP8026. The H-bridge driver outputs are all set to a low state within 100 ns of CE = 0. The device transitions to Standby or Sleep mode 1 ms after CE = 0.

The CE pin may be used to clear any hardware faults. When a fault occurs, the CE input may be used to clear the fault by setting the pin low and then high again. The fault is cleared by the rising edge of the CE signal if the hardware fault is no longer active.

The CE pin is used to enable Sleep mode when the SLEEP bit in the CFG0 configuration register is set to '1'. CE must be low for a minimum of 1 ms before the transition to Standby or Sleep mode occurs. This allows time for CE to be toggled to clear any faults without going into Sleep mode.

The CE pin is used to awaken the device from the Sleep mode state. To awaken the device from a Sleep mode state, the CE pin must be set low for a minimum of 250 μs. The device will then wake-up with the next rising edge of the CE pin.

The CE pin has an internal 47 kΩ pull-down.

### 3.5 Level Translators (HV\_IN1, HV\_IN2, LV\_OUT1, LV\_OUT2)

Unidirectional digital level translators. These pins translate digital input signal on the HV\_INx pin to a low-level digital output signal on the LV\_OUTx pin. The HV\_INx pins have internal 30 kΩ pull-ups to V<sub>DD</sub> that are controlled by bit PU30K in the CFG0 configuration register. The PU30K bit is only sampled during CE = 0.

The HV\_IN1 pin has higher ESD protection than the HV\_IN2 pin. The higher ESD protection makes the HV\_IN1 pin better suited for connection to external switches.

LV\_OUT1 and LV\_OUT2 are open-drain outputs. An external pull-up resistor to the low-voltage logic supply is required.

The HV\_IN1 pin may be used to awaken the device from the Sleep mode state. The MCP8026 will awaken on the rising edge of the pin after detecting a low state lasting > 250 μs on the pin.

### 3.6 LIN Transceiver Bus (LIN\_BUS)

The bidirectional LIN\_BUS interface pin connects to the LIN Bus network. The LIN\_BUS driver is controlled by the TX pin. The driver is an open-drain output. The MCP8025A device contains a LIN Bus 30 kΩ pull-up resistor that may be enabled or disabled by setting the PU30K bit in the CFG0 configuration register. The pull-up may only be changed while in Standby mode. During normal operation, the 30 kΩ pull-up is always enabled. In Sleep mode, the 30 kΩ pull-up is always disabled.

The LIN bus may be used to awaken the device from the Sleep mode state. When a LIN wake-up event is detected on the LIN\_BUS pin, the device will wake-up. The MCP8025A will awaken on the rising edge of the bus after detecting a dominant state lasting > 150 μs on the bus. The LIN Bus master must provide the dominant state for > 250 μs to meet the LIN 2.2A specifications.

### 3.7 Power Ground (PGND), Exposed Pad (EP)

Device ground. The PCB ground traces should be short and wide and should form a STAR pattern to the power source. The Exposed Pad (EP) must be soldered to the PCB. The PCB area below the EP should be a copper pour with thermal vias to help transfer heat away from the device.