# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# **MCP9805**

## **Memory Module Digital Temperature Sensor**


#### **Features**

- Meets JEDEC Standard JC42.4 for Mobile Platform Memory Module Thermal Sensor
- Temperature-to-Digital Converter
- Accuracy with 0.25 °C/LSb Resolution:
  - ±1°C (max.) from +75°C to +95°C
  - ±2°C (max.) from +40°C to +125°C
  - ±3°C (max.) from -20°C to +125°C
- Programmable Temperature Monitor Boundary
- Critical Temperature Output
- Operating Voltage Range: 3.0V to 3.6V
- 2-wire Interface: SMBus/Standard mode I<sup>2</sup>C<sup>™</sup> Compatible
- Operating Current: 200 μA (typ.)
- Shutdown Current: 0.1 µA (typ.)
- Available Packages: 2x3 DFN-8, TSSOP-8

### **Typical Applications**

- Dual In-line Memory Module (DIMM)
- · Personal Computers (PCs) and Servers
- · Hard Disk Drives and Other PC Peripherals
- · General Purpose Temperature Sensor

## **Typical Application**



#### **Description**

Microchip Technology Inc.'s MCP9805 digital temperature sensor converts temperatures between -40°C and +125°C to a digital word. This sensor is designed to meet the JEDEC standard JC42.4 for Mobile Platform Memory Module Thermal Sensor. This device provides an accuracy of  $\pm$ 1°C (max.) from a temperature range of +75°C to +95°C (active range) and  $\pm$ 2°C (max.) from +40°C to +125°C (monitor range) as defined in the JEDEC standard.

The MCP9805 comes with user-programmable registers that provide flexibility for DIMM temperature-sensing applications. The registers allow user-selectable settings such as Shutdown or Low-Power modes and the specification of temperature event and critical output boundaries. When the temperature changes beyond the specified boundary limits, the MCP9805 outputs an Event signal. The user has the option of setting the Event output signal polarity as either an active-low or active-high comparator output for thermostat operation, or as a temperature event interrupt output for microprocessor-based systems. The Event output can also be configured as a critical temperature output.

This sensor has a 2-wire industry-standard SMBus and Standard mode I<sup>2</sup>C compatible (100 kHz bus clock) serial interface protocol, allowing up to eight sensors to be controlled in a single serial bus. These features make the MCP9805 ideal for sophisticated multi-zone temperature-monitoring applications.

#### Package Types

MCP9805										
8-Pin DFN (2x3)										
A0 1	8 V <sub>DD</sub>									
A1 2	7 Event									
A2 3	6 SCLK									
GND 4	5 SDA									
8-Pin TS A0 1 A1 2 A2 3 GND 4	SOP 8 V <sub>DD</sub> 7 Event 6 SCLK 5 SDA									

## 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings †

V <sub>DD</sub>
Voltage at all Input/Output pins $\mbox{GND}-0.3\mbox{V}$ to $5.5\mbox{V}$
Storage temperature65°C to +150°C
Ambient temp. with power applied40°C to +125°C
Junction Temperature (T <sub>J</sub> )+150°C
ESD protection on all pins (HBM:MM) (4 kV:200V)
Latch-Up Current at each pin ±200 mA

**†Notice:** Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## **DC CHARACTERISTICS**


Electrical Specifications: Unless oth	nerwise indic	ated, V <sub>DD</sub>	= 3.0V to	3.6V, GN	D = Gro	ound and T <sub>A</sub> = -20°C to +125°C
Parameters	Sym	Min	Тур	Max	Unit	Conditions
Power Supply						
Operating Voltage Range	V <sub>DD</sub>	3.0	_	3.6	V	
Operating Current	I <sub>DD</sub>	_	200	500	μA	Continuous Operation
Shutdown Current	I <sub>SHDN</sub>	_	0.1	2	μA	Shutdown Mode
Power-On Reset Threshold (POR)	V <sub>POR</sub>		2.2	—	V	V <sub>DD</sub> Falling Edge
Power Supply Rejection	PSR <sub>DC</sub>	_	±0.3	—	°C	
	PSR <sub>AC</sub>	—	±0.5	—	°C	V <sub>DD</sub> = 3.3V + 150 mVpp (0 to 1 MHz), T <sub>A</sub> = +25°C
Temperature Sensor Accuracy					•	•
Accuracy with 0.25 °C/LSb Resolution	n:					
+75°C to +95°C	T <sub>ACY</sub>	-1.0	±0.5	+1.0	°C	Active Temp. Range
+40°C to +125°C	T <sub>ACY</sub>	-2.0	±1.0	+2.0	°C	Monitor Temp. Range
-20°C to +125°C	T <sub>ACY</sub>	-3.0	±2.0	+3.0	°C	
$T_A = -40^{\circ}C$	T <sub>ACY</sub>		±2	—	°C	
Internal $\Delta \Sigma$ ADC						·
Conversion Time (10-bits + Sign):						
0.25 °C/LSb	t <sub>CONV</sub>	_	65	125	ms	17 samples/sec. (typ.)
Event Output (Open-Drain)						·
High-Level Current (leakage)	I <sub>OH</sub>	_	_	1	μA	V <sub>OH</sub> = 3.6V
Low-Level Voltage	V <sub>OL</sub>		—	0.4	V	I <sub>OL</sub> = 3 mA
Thermal Response						·
Response Time ( <b>Note</b> ):						
DFN	t <sub>RES</sub>	_	0.7	—	S	Time to 63% of +22°C (Air)
TSSOP	t <sub>RES</sub>		1.5	—	S	to +125°C (Oil Bath)


Note: Thermal response with 1x1 inch dual-sided copper clad.

## **DIGITAL INPUT/OUTPUT PIN CHARACTERISTICS**

Electrical Specifications: Unless otherwise indicated, V <sub>DD</sub> = 3.0V to 3.6V, GND = Ground and T <sub>A</sub> = -20°C to +125°C.											
Parameters	Sym	Min	Тур	Мах	Units	Conditions					
Serial Input/Output (SCLK, SDA, A0, A1, A2)											
Input											
High-Level Voltage	V <sub>IH</sub>	2.1		_	V						
Low-Level Voltage	V <sub>IL</sub>	_		0.8	V						
Input Current	I <sub>IN</sub>	_		±5	μΑ						
Output (SDA)											
Low-Level Voltage	V <sub>OL</sub>	_		0.4	V	I <sub>OL</sub> = 3 mA					
High-Level Current (leakage)	I <sub>OH</sub>	_		1	μΑ	V <sub>OH</sub> = 3.6V					
Low-Level Current	I <sub>OL</sub>	6		_	mA	V <sub>OL</sub> = 0.6V					
Capacitance	C <sub>IN</sub>	—	5	_	pF						
SDA and SCLK Inputs	•										
Hysteresis	V <sub>HYST</sub>	_	0.5		V						

## **Graphical Symbol Description**






## SERIAL INTERFACE TIMING CHARACTERISTICS

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD} = 3.0V$  to 3.6V, GND = Ground,  $T_A = -20^{\circ}C$  to  $+125^{\circ}C$ ,  $C_L = 80$  pF and all limits measured to 50% point.

Parameters	Sym	Min	Тур	Max	Units	Conditions				
2-Wire SMBus/Standard Mode	I <sup>2</sup> C™ Com	patible Ir	nterface	(Note)						
Serial Port Clock Frequency	f <sub>SC</sub>	10		100	kHz					
Low Clock	t <sub>LOW</sub>	4.7			μs					
High Clock	t <sub>HIGH</sub>	4.0			μs					
Rise Time	t <sub>R</sub>	_		1000	ns	(V <sub>IL MAX</sub> - 0.15V) to (V <sub>IH MIN</sub> + 0.15V)				
Fall Time	t <sub>F</sub>	_		300	ns	(V <sub>IH MIN</sub> + 0.15V) to (V <sub>IL MAX</sub> - 0.15V)				
Data Setup Before SCLK High	t <sub>SU-DATA</sub>	250			ns					
Data Hold After SCLK Low	t <sub>HD-DATA</sub>	300			ns					
Start Condition Setup Time	t <sub>SU-START</sub>	4.7			μs					
Start Condition Hold Time	t <sub>HD-START</sub>	4.0			μs					
Stop Condition Setup Time	t <sub>SU-STOP</sub>	4.0			μs					
Bus Free	t <sub>B-FREE</sub>	4.7	_		μs					
Time Out	t <sub>оит</sub>	25	40	50	ms					

Note: The serial interface specification min./max. limits are specified by characterization (not production tested).

## Timing Diagram



## **TEMPERATURE CHARACTERISTICS**

Parameters	Sym	Min	Тур	Max	Units	Conditions
Temperature Ranges						
Specified Temperature Range	T <sub>A</sub>	-20	_	+125	°C	
Operating Temperature Range	T <sub>A</sub>	-40		+125	°C	Note 1
Storage Temperature Range	Τ <sub>Α</sub>	-65	_	+150	°C	
Thermal Package Resistances						
Thermal Resistance, 8L-DFN	$\theta_{JA}$	_	41		°C/W	
Thermal Resistance, 8L-TSSOP	θ <sub>JA</sub>		123.7	_	°C/W	

**Note 1:** Operation in this range must not cause T<sub>J</sub> to exceed Maximum Junction Temperature (+150°C).


## 2.0 TYPICAL PERFORMANCE CURVES

Note: Unless otherwise noted:  $V_{DD}$  = 3.0V to 3.6V, GND = Ground,  $C_{de \ cap}$  = 0.1  $\mu$ F


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

3.0 V<sub>DD</sub>= 3.3V to 3.6V Temperature Accuracy (°C) 2.0 1.0 Spec. Limits 0.0 -1.0 -2.0 -3.0 -40 -20 0 20 40 60 80 100 120 T<sub>A</sub> (°C)

FIGURE 2-1: Average Temperature Accuracy.



**FIGURE 2-2:** Temperature Accuracy Histogram,  $T_A = +95$  °C.



**FIGURE 2-3:** Temperature Accuracy Histogram,  $T_A = +75$  °C.





FIGURE 2-4: Sup Temperature.

Supply Current vs. Ambient



**FIGURE 2-5:** Shutdown Current vs. Ambient Temperature.






FIGURE 2-6: Power-on Reset Threshold Voltage vs. Ambient Temperature.

Note: Unless otherwise noted:  $V_{DD}$  = 3.0V to 3.6V, GND = Ground,  $C_{de\ cap}$  = 0.1  $\mu F.$ 



**FIGURE 2-7:** Event and SDA V<sub>OL</sub> vs. Ambient Temperature.



*FIGURE 2-8:* Conversion Rate vs. Ambient Temperature.




FIGURE 2-9: Frequency.

Power Supply Rejection vs.




FIGURE 2-10: SDA IOL vs. Ambient Temperature.




FIGURE 2-11: Temperature Accuracy vs. V<sub>DD</sub>.




FIGURE 2-12: Package Thermal Response.

## 3.0 PIN DESCRIPTION

The descriptions of the pins are listed in Table 3-1.

DFN/TSSOP	Symbol	Pin Function
1	A0	Slave Address
2	A1	Slave Address
3	A2	Slave Address
4	GND	Ground
5	SDA	Serial Data Line
6	SCLK	Serial Clock Line
7	Event	Temperature Event Output
8	V <sub>DD</sub>	Power

### TABLE 3-1: PIN FUNCTION TABLES

## 3.1 Slave Address Pins (A0, A1, A2)

A0, A1 and A2 are device slave address input pins.

The address pins correspond to the Least Significant bits (LSbs) of the address byte (see **Section 5.1.4** "**Address Byte**"). The Most Significant bits A6, A5, A4, A3 are factory set. This is shown in Table 3-2.

TABLE 3-2: MCP9805 ADDRESS BYTE

Device	Address Code			Slave Address			
	A6 A5 A4 A3			A2	A1	A0	
MCP9805	0	0	1	1	Х	Х	Х

Note: User-selectable address is shown by X.

## 3.2 Ground Pin (GND)

The GND pin is the system ground pin.

## 3.3 Open-Drain Serial Data Line (SDA)

SDA is a bidirectional input/output pin, used to serially transmit data to/from the host controller. This pin requires a pull-up resistor. (See Section 5.0 "Serial Communication").

#### 3.4 Open-Drain Serial Clock Line (SCLK)

The SCLK is a clock input pin. All communication and timing is relative to the signal on this pin. The clock is generated by the host or master controller on the bus. (See **Section 5.0 "Serial Communication"**).

### 3.5 Open-Drain Temperature Event Output pin (Event)

The MCP9805 Event pin is an open-drain output. The device outputs a signal when the ambient temperature goes beyond the user-programmed temperature limit. (see Section 4.2.3 "Event Output Configuration").

## 3.6 Power Pin (V<sub>DD</sub>)

 $V_{DD}$  is the power pin. The operating voltage range, as specified in the DC electrical specification table, is applied on this pin.

## 4.0 FUNCTIONAL DESCRIPTION

The MCP9805 temperature sensors consist of a band gap Delta-Sigma temperature sensor. а Analog-to-Digital (ΔΣ Converter ADC) and user-programmable registers 2-wire using а

SMBus/Standard mode I<sup>2</sup>C compatible serial interface protocol. Figure 4-1 shows a block diagram of the register structure.




FIGURE 4-1: Register Structure Block Diagram.

#### 4.1 Registers

The MCP9805 has several registers that are user-accessible. These registers include the Capability register, Configuration register, Event Temperature Upper-Boundary and Lower-Boundary Trip registers, Critical Temperature Trip register, Temperature register, Manufacturer Identification register and Device Identification register.

The Temperature register is read-only, used to access the ambient temperature data. The data is loaded in parallel to this register after  $t_{CONV}$ . The Event Temperature Upper-Boundary and Lower-Boundary Trip registers are read/writes. If the ambient temperature drifts beyond the user-specified limits, the MCP9805 outputs a signal using the Event pin (refer to **Section 4.2.3 "Event Output Configuration**"). In addition, the Critical Temperature Trip register is used to provide an additional critical temperature limit. The Capability register is used to provide bits describing the MCP9805's capability in measurement resolution, measurement range and device accuracy. The device Configuration register provides access to configure the MCP9805's various features. These registers are described in further detail in the following sections.

The registers are accessed by sending a Register Pointer to the MCP9805 using the serial interface. This is an 8-bit write-only pointer. However, the three Least Significant bits (3-LSbs) are used as pointers and all unused bits (bits 7-3) need to be cleared or set to '0'. Register 4-1 describes the pointer or the address of each register.

#### REGISTER 4-1: REGISTER ADDRESS POINTER (WRITE-ONLY)

W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
0	0	0	0	0	P2	P1	P0
bit 7							bit 0

#### bit 7-3 Writable Bits: Write '0'

Bits 7-3 must always be cleared or written to '0'. This device has additional registers that are reserved for test and calibration. If these registers are accessed, the device may not perform according to the specification.

#### bit 2-0 **Pointer Bits:**

#### 000 = Capability register

- 001 = Configuration register (CONFIG)
- 010 = Event Temperature Upper-Boundary Trip register (TUPPER)
- 011 = Event Temperature Lower-Boundary Trip register (T<sub>LOWER</sub>)
- 100 = Critical Temperature Trip register  $(T_{CBIT})$
- 101 = Temperature register (T<sub>A</sub>)
- 110 = Manufacturer ID register
- 111 = Device ID/Revision register

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### 4.1.1 CAPABILITY REGISTER

This is a read-only register used to identify the temperature sensor capability. In this case, the MCP9805 is capable of providing temperature at  $0.25^{\circ}$ C resolution, measuring temperature below and above  $0^{\circ}$ C, providing  $\pm 1^{\circ}$ C and  $\pm 2^{\circ}$ C accuracy over the active and monitor temperature ranges (respectively) and providing user-programmable temperature event boundary trip limits. Register 4-2 describes the Capability register. These functions are described in further detail in the following sections.

#### REGISTER 4-2: CAPABILITY REGISTER (READ-ONLY) → ADDRESS '0000 0000'b

Upper-Half	:						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8

Lower-Half	:						
U-0	U-0	U-0	R-0	R-1	R-1	R-1	R-1
			Resolution		Meas. Range	Accuracy	Temp. Event
bit 7					-		bit 0

#### bit 15-5 Unimplemented: Read as '0'

#### bit 4-3 **RESOLUTION bits**:

- 00 = 0.5 °C/LSb
- 01 = 0.25 °C/LSb (default resolution)
- 10 = 0.125 °C/LSb
- 11 = 0.0625 °C/LSb

#### bit 2 TEMPERATURE MEASUREMENT RANGE (Meas. Range) bit:

- $0 = T_A = 0x0000$  (Hexadecimal) for temperature below 0°C
- 1 = The part can measure temperature below 0°C

#### bit 1 ACCURACY bit:

- 0 = Accuracy → ±2°C from +75°C to +95°C (Active Range) and ±3°C from +40°C to +125°C (Monitor Range)
- ${\tt 1}={\sf Accuracy} \to {\pm}1^\circ{\tt C} \mbox{ from } {+}75^\circ{\tt C} \mbox{ to } {+}95^\circ{\tt C} \mbox{ (Active Range) and } {\pm}2^\circ{\tt C} \mbox{ from } {+}40^\circ{\tt C} \mbox{ to } {+}125^\circ{\tt C} \mbox{ (Monitor Range)}$

#### bit 0 BASIC CAPABILITY (Temp. Event) bit:

- 0 = No defined function (This bit will never be cleared or set to '0').
- 1 = The part has temperature boundary trip limits (T<sub>UPPER</sub>/T<sub>LOWER</sub>/T<sub>CRIT</sub> registers) and a temperature event output (JC 42.4 required feature).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 4.1.2 SENSOR CONFIGURATION REGISTER (CONFIG)

The MCP9805 has a 16-bit Configuration register (CONFIG) that allows the user to set various functions for a robust temperature monitoring system. Bits 10 thru 0 are used to select Event output boundary hysteresis, device Shutdown or Low-Power mode, temperature boundary and critical temperature lock, temperature Event output enable/disable. In addition, the user can select the Event output condition (output set for T<sub>UPPER</sub> and T<sub>LOWER</sub> temperature boundary or T<sub>CRIT</sub> only), read Event output status and set Event output polarity and mode (Comparator Output or Interrupt Output mode).

The temperature hysteresis bits 10 and 9 can be used to prevent output chatter when the ambient temperature gradually changes beyond the user-specified temperature boundary (see Section 4.2.2 "Temperature Hysteresis (T<sub>HYST</sub>)". The Continuous Conversion or Shutdown mode is selected using bit 8. In Shutdown mode, the band gap temperature sensor circuit stops converting temperature and the Ambient Temperature register (T<sub>A</sub>) holds the previous successfully converted temperature data (see Section 4.2.1 "Shutdown Mode"). Bits 7 and 6 are used to lock the user-specified boundaries TUPPER, TLOWER and TCRIT to prevent an accidental rewrite. Bits 5 thru 0 are used to configure the temperature Event output pin. All functions are described in Register 4-3 (see Section 4.2.3 "Event Output Configuration").

REGISTER 4-3: CONFIGURATION REGISTER (CONFIG) → ADDRESS '0000 0001'b

Upper-Half	i:						
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—		T <sub>H</sub>	YST	SHDN
bit 15							bit 8

Lower-Half	:						
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
Crit. Lock	Win. Lock	Int. Clear	Event Stat.	Event Cnt.	Event Sel.	Event Pol.	Event Mod.
bit 7							bit C

bit 15-11 Unimplemented: Read as '0'

- bit 10-9 Limit Hysteresis (T<sub>HYST</sub>) bits:
  - $00 = 0^{\circ}C$  (power-up default)
  - $01 = 1.5^{\circ}C$
  - 10 = 3.0°C
  - 11 = 6.0°C

#### (Refer to Section 4.2.3 "Event Output Configuration")

- bit 8 Shutdown Mode (SHDN) bit:
  - 0 = Continuous Conversion (power-up default)
  - 1 = Shutdown (Low-Power mode)

In shutdown, all power-consuming activities are disabled, though all registers can be written to or read. This bit cannot be set '1' when either of the lock bits is set (bit 6 and bit 7). However, it can be cleared '0' for Continuous Conversion while locked. (Refer to **Section 4.2.1 "Shutdown Mode"**)

#### bit 7 T<sub>CRIT</sub> Lock Bit (Crit. Lock) bit:

- 0 = Unlocked. T<sub>CRIT</sub> register can be written. (power-up default)
- 1 = Locked. T<sub>CRIT</sub> register cannot be written to.

When enabled, this bit remains set '1' or locked until cleared by internal reset (Section 4.3 "Summary of **Power-up Default**"). This bit does not require a double-write.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## MCP9805

#### 

Upper-Half	f:						
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	_	—	—	—	T <sub>H</sub>	YST	SHDN
bit 15							bit 8

Lower-Half	-						
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
Crit. Lock	Win. Lock	Int. Clear	Event Stat.	Event Cnt.	Event Sel.	Event Pol.	Event Mod.
bit 7			•				bit 0

bit 6	T <sub>UPPER</sub> and T <sub>LOWER</sub> Boundary Window Lock (Win. Lock) bit:
	0 = Unlocked. T <sub>UPPER</sub> and T <sub>LOWER</sub> registers can be written. (power-up default)
	1 = Locked. $T_{UPPER}$ and $T_{LOWER}$ registers cannot be written.
	When enabled, this bit remains set '1' or locked until cleared by internal reset (Section 4.3 "Summary of
	<b>Power-up Default</b> "). This bit does not require a double-write.
bit 5	Interrupt Clear (Int. Clear) bit:
	0 = No effect. (power-up default)
	1 = Clear interrupt output. When read this bit returns '0'.
bit 4	Event Output Status (Event Stat.) bit:
	0 = Event output is not asserted by the device. (power-up default)
	1 = Event output is asserted as a comparator/interrupt or critical temperature output.
bit 3	Event Output Control (Event Cnt.) bit:
	0 = Disabled. (power-up default)
	1 = Enabled.
	This bit can not be altered when either of the lock bits is set (bit 6 and bit 7).
bit 2	Event Output Select (Event Sel.) bit:
	$0 = \text{Event output for } T_{\text{UPPER}}, T_{\text{LOWER}} \text{ and } T_{\text{CRIT}}. \text{ (power-up default)}$
	$1 = T_A \ge T_{CRIT}$ only. (T <sub>UPPER</sub> and T <sub>LOWER</sub> temperature boundaries are disabled.)
	When the Alarm Window Lock bit is set '1' (bit 6), this bit cannot be altered until unlocked.
bit 1	Event Output Polarity (Event Pol.) bit:
	0 = Active-low. (power-up default)
	1 = Active-high.
	This bit cannot be altered when either of the lock bits is set (bit 6 and bit 7).
bit 0	Event Output Mode (Event Mod.) bit:
	0 = Comparator output. (power-up default)
	1 = Interrupt output.
	This bit cannot be altered when either of the lock bits is set (bit 6 and bit 7).
•	
Longrade	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 4.1.3 TEMPERATURE EVENT UPPER/LOWER/CRITICAL BOUNDARY TRIP REGISTERS (T<sub>UPPER</sub>/T<sub>LOWER</sub>/T<sub>CRIT</sub>)

The MCP9805 has a 16-bit read/write Event output Temperature Upper-Boundary Trip register ( $T_{UPPER}$ ), a 16-bit Lower-Boundary Trip register ( $T_{LOWER}$ ) and a 16-bit Critical Boundary Trip register ( $T_{CRIT}$ ) that contains 11-bit data in two's compliment format (0.25 °C/LSb). This data represents the maximum and minimum temperature boundary or temperature window that can be used to monitor ambient temperature. If this feature is enabled (Section 4.1.2 "Sensor Configuration Register (CONFIG)") and the ambient temperature exceeds the specified boundary or window, the MCP9805 asserts an Event output. (Refer to Section 4.2.3 "Event Output Configuration").

## $$\label{eq:register44:} \begin{split} \text{REGISTER 4-4:} & \text{UPPER/LOWER/CRITICAL TEMPERATURE BOUNDARY TRIP REGISTERS} \\ & (T_{\text{UPPER}}/T_{\text{LOWER}}/T_{\text{CRIT}}) \rightarrow \text{ADDRESS '0000 0010'b/'0000 0011'b/'0000 0100'b} \end{split}$$

Upper-Half:							
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	_	SIGN	2 <sup>7</sup> °C/LSb	2 <sup>6</sup> °C/LSb	2 <sup>5</sup> °C/LSb	2 <sup>4</sup> °C/LSb
bit 15							bit 8

Lower-Half							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
2 <sup>3</sup> °C/LSb	2 <sup>2</sup> °C/LSb	2 <sup>1</sup> °C/LSb	2 <sup>0</sup> °C/LSb	2 <sup>-1</sup> °C/LSb	2 <sup>-2</sup> °C/LSb	_	_
bit 7							bit 0

bit 15-13 **Unimplemented:** Read as '0'

#### bit 12 SIGN bit:

 $\begin{array}{rll} 0 &=& T_A \geq 0^\circ C \\ 1 &=& T_A < 0^\circ C \end{array}$ 

bit 11-2 **T<sub>UPPER</sub>/T<sub>LOWER</sub>/T<sub>CRIT</sub> bits:** Temperature boundary trip data in two's compliment format. bit 1-0 **Unimplemented:** Read as '0'

**Note:** This table reflects the three 16-bit registers T<sub>UPPER</sub>, T<sub>LOWER</sub> and T<sub>CRIT</sub> located at address '0000 0010'b, '0000 0011'b and '0000 0100'b, respectively (see Register 4-1).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = bit is set	'0' = bit is cleared	x = bit is unknown

#### 4.1.4 AMBIENT TEMPERATURE REGISTER (T<sub>A</sub>)

The MCP9805 uses a band gap temperature sensor circuit to output analog voltage proportional to absolute temperature. An internal  $\Delta\Sigma$  ADC is used to convert the analog voltage to a digital word. The converter resolution is set to 0.25 °C/LSb + sign (11-bit data). The digital word is loaded to a 16-bit read-only Ambient Temperature register (T<sub>A</sub>) that contains 11-bit temperature data in two's complement format.

The T<sub>A</sub> register bits (bits 12 thru 0) are double-buffered. Therefore, the user can access the register while, in the background, the MCP9805 performs an analog-to-digital conversion of the band gap temperature sensor. The temperature data from the  $\Delta\Sigma$  ADC is loaded in parallel to T<sub>A</sub> at t<sub>CONV</sub> refresh rate.

The  $T_A$  magnitude in decimal to ambient temperature conversion is shown in Equation 4-1:

#### EQUATION 4-1: DECIMAL CODE TO TEMPERATURE CONVERSION

 $T_{A} = Code \times 2^{-2}$ 

Where:

 $T_A = Ambient Temperature (°C)$ 

Code = MCP9805 output magnitude in decimal

In addition, the T<sub>A</sub> register uses three bits (bits 15, 14 and 13) to reflect the Event pin state. This allows the user to identify the cause of the Event output trigger (see **Section 4.2.3 "Event Output Configuration**"); bit 15 is set to '1' if T<sub>A</sub> is greater than or equal to T<sub>CRIT</sub>, bit 14 is set to '1' if T<sub>A</sub> is greater than T<sub>UPPER</sub> and bit 13 is set to '1' if T<sub>A</sub> is less than T<sub>LOWER</sub>.

The  $T_A$  register bit assignment and boundary conditions are described in Register 4-5.

#### REGISTER 4-5: AMBIENT TEMPERATURE REGISTER (T<sub>A</sub>) $\rightarrow$ ADDRESS '0000 0101'b

Upper-Half:							
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
T <sub>A</sub> Vs. T <sub>CRIT</sub>	T <sub>A</sub> Vs. T <sub>UPPER</sub>	T <sub>A</sub> Vs. T <sub>LOWER</sub>	SIGN	2 <sup>7</sup> °C/LSb	2 <sup>6</sup> °C/LSb	2 <sup>5</sup> °C/LSb	2 <sup>4</sup> °C/LSb
bit 15							bit 8

Lower-Half	:						
R-0	R-0	R-0	R-0	R-0	R-0	U-0	U-0
2 <sup>3</sup> °C/LSb	2 <sup>2</sup> °C/LSb	2 <sup>1</sup> °C/LSb	2 <sup>0</sup> °C/LSb	2 <sup>-1</sup> °C/LSb	2 <sup>-2</sup> °C/LSb	(2)	
bit 7							bit 0

T<sub>A</sub> vs. T<sub>CRIT</sub><sup>(1)</sup> bit: bit 15  $\begin{array}{l} 0 & = T_A < T_{CRIT} \\ 1 & = T_A \geq T_{CRIT} \end{array}$ T<sub>A</sub> vs. T<sub>UPPER</sub><sup>(1)</sup> bit: bit 14  $0 = T_A \leq T_{UPPER}$  $1 = T_A > T_{UPPER}$ T<sub>A</sub> vs. T<sub>LOWER</sub><sup>(1)</sup> bit: bit 13 bit 12 SIGN bit:  $0 = T_A \ge 0^{\circ}C$  $1 = T_A < 0^{\circ}C$ Note 1: Not affected by the status of the Event output configuration (bits 5 to 0 of CONFIG) and  $T_{HYST} = 0^{\circ}C$ , Register 4-3. 2: Bit 1 may remain set '1' for some devices indicating 2<sup>-3</sup> °C/LSb or 0.125°C temperature resolution, depending on the state of the device calibration code. Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = bit is set	'0' = bit is cleared	x = bit is unknown			

## REGISTER 4-5: AMBIENT TEMPERATURE REGISTER (T<sub>A</sub>) $\rightarrow$ ADDRESS '0000 0101'b (CONTINUED)

Upper-Half:							
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
T <sub>A</sub> Vs. T <sub>CRIT</sub>	T <sub>A</sub> Vs. T <sub>UPPER</sub>	T <sub>A</sub> Vs. T <sub>LOWER</sub>	SIGN	2 <sup>7</sup> °C/LSb	2 <sup>6</sup> °C/LSb	2 <sup>5</sup> °C/LSb	2 <sup>4</sup> °C/LSb
bit 15							bit 8

Lower-Half							
R-0	R-0	R-0	R-0	R-0	R-0	U-0	U-0
2 <sup>3</sup> °C/LSb	2 <sup>2</sup> °C/LSb	2 <sup>1</sup> °C/LSb	2 <sup>0</sup> °C/LSb	2 <sup>-1</sup> °C/LSb	2 <sup>-2</sup> °C/LSb	(2)	—
bit 7		•					bit 0

#### bit 11-2 Ambient Temperature (T<sub>A</sub>) bits:

10-bit Ambient Temperature data in two's compliment format.

#### bit 1, 0 Unimplemented: Read as '0' (Note 2)

- Note 1: Not affected by the status of the Event output configuration (bits 5 to 0 of CONFIG) and  $T_{HYST} = 0^{\circ}C$ , Register 4-3.
  - **2:** Bit 1 may remain set '1' for some devices indicating 2<sup>-3</sup> °C/LSb or 0.125°C temperature resolution, depending on the state of the device calibration code.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
-n = Value at POR	'1' = bit is set	'0' = bit is cleared	x = bit is unknown

#### 4.1.5 MANUFACTURER ID REGISTER

This register is used to identify the device manufacturer in order to perform manufacturer-specific operations. The manufacturer ID for the MCP9805 is 0x0054 (hexadecimal).

#### REGISTER 4-1: MANUFACTURER ID REGISTER (READ-ONLY) → ADDRESS '0000 0110'b

Upper-Half:							
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
Manufacturer ID							
bit 15							bit 8

Lower-Half	:						
R-0	R-1	R-0	R-1	R-0	R-1	R-0	R-0
			Manufactu	urer ID			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 4.1.6 DEVICE ID AND REVISION REGISTER

The upper byte of this register is used to specify the device identification and the lower byte is used to specify device revision. The device ID for the MCP9805 is 0x00 (hex).

The revision begins with 0x00 (hex) for the first release, with the number being incremented as revised versions are released.

#### REGISTER 4-2: DEVICE ID AND DEVICE REVISION (READ-ONLY) → ADDRESS '0000 0111'b

Upper Helf									
Upper-Half:									
R-0	R-0	R-0	R-0	R-0	R-0	R-0	F	8-0	
			Device II	C					
bit 15								bit 8	
	Lower-H	alf:							
	R-0	R-0	R-0	R-0	F	R-0	R-0	R-0	R-0
				Device	e Revision	1			
	bit 7								bit 0
Legend:									
R = Readable bit W = Writable bit		U =	Unimple	mented b	it, read a	as 'O'			
- n = Value at	= Value at POR '1' = Bit is set		'0'	= Bit is cle	eared	x =	Bit is unkno	wn	

## 4.2 Sensor Feature Description

#### 4.2.1 SHUTDOWN MODE

Shutdown mode disables all power-consuming activities (including temperature sampling operations) while leaving the serial interface active. This mode is selected by setting bit 8 of CONFIG to '1'. In this mode, the device consumes  $I_{SHDN}$ . It remains in this mode until bit 8 is cleared '0' to enable Continuous Conversion mode, or until power is recycled.

The Shutdown bit (bit 8) cannot be set to '1' while bits 6 and 7 of CONFIG (Lock bits) are set to '1'. However, it can be cleared '0' or returned to Continuous Conversion while locked.

In Shutdown mode, all registers can be read or written. However, the serial bus activity increases the shutdown current. In addition, if the device is shutdown while the Event pin is asserted as active-low or deasserted active-low (see Section 4.2.3.1 "Comparator Mode" and Section 4.2.3.2 "Interrupt Mode"), the device will retain the active-low state. This increases the shutdown current due to the additional Event output pull-down current.

### 4.2.2 TEMPERATURE HYSTERESIS (T<sub>HYST</sub>)

A hysteresis of 0°C, 1.5°C, 3°C or 6°C can be selected for the  $T_{UPPER}$ ,  $T_{LOWER}$  and  $T_{CRIT}$  temperate boundaries using bits 10 and 9 of CONFIG. The hysteresis applies for decreasing temperature only (hot to cold), or as temperature drifts below the specified limit.

The  $T_{UPPER}$ ,  $T_{LOWER}$  and  $T_{CRIT}$  boundary conditions are described graphically in Figure 4-2.

#### 4.2.3 EVENT OUTPUT CONFIGURATION

The Event output can be enabled using bit 3 of CONFIG (Event output control bit) and can be configured as either a comparator output or as Interrupt Output mode using bit 0 of CONFIG (Event mode). The polarity can also be specified as an active-high or active-low using bit 1 of CONFIG (Event polarity).

When the ambient temperature increases above the critical temperature limit, the Event output is forced to a comparator output (regardless of bit 0 of CONFIG). When the temperature drifts below the critical temperature limit, the Event output automatically returns to the state specified by bit 0 of CONFIG.

The status of the Event output can be read using bit 4 of CONFIG (Event status).

Bit 7 and 6 of the CONFIG register can be used to lock the  $T_{UPPER}$ ,  $T_{LOWER}$  and  $T_{CRIT}$  registers. The bits prevent false triggers at the Event output due to an accidental rewrite to these registers. The Event output can also be used as a critical temperature output using bit 2 of CONFIG (critical output only). When this feature is selected, the Event output becomes a comparator output. In this mode, the interrupt output configuration (bit 0 of CONFIG) is ignored.

#### 4.2.3.1 Comparator Mode

Comparator mode is selected using bit 0 of CONFIG. In this mode, the Event output is asserted as active-high or active-low using bit 1 of CONFIG. Figure 4-2 shows the conditions that toggle the Event output.

If the device enters Shutdown mode with asserted Event output, the output remains asserted during Shutdown. The device must be operating in Continuous Conversion mode for  $t_{CONV}$ ; the  $T_A$  vs.  $T_{UPPER}$ ,  $T_{LOWER}$  and  $T_{CRIT}$  boundary conditions need to be satisfied in order for the Event output to deassert.


Comparator mode is useful for thermostat-type applications, such as turning on a cooling fan or triggering a system shutdown when the temperature exceeds a safe operating range.

#### 4.2.3.2 Interrupt Mode

Interrupt mode is selected using bit 0 of CONFIG. In this mode, the Event output is asserted as active-high or active-low using bit 1 of CONFIG. The output is deasserted by setting '1' to bit 5 of CONFIG (interrupt clear). Shutting down the device will not reset or deassert the Event output. However, clearing the interrupt using bit 5 of CONFIG while in Shutdown mode will deassert the Event output.

This mode is ignored when the Event output is used as critical temperature output only (bit 2 of CONFIG).

Interrupt mode applies to interrupt-driven, microcontroller-based systems. The microcontroller receiving the interrupt will have to acknowledge the interrupt by setting '1' to bit 5 of CONFIG.





Event Output Boundary Conditions.

## 4.3 Summary of Power-up Default

The MCP9805 has an internal Power-on Reset (POR) circuit. If the power supply voltage  $V_{DD}$  drifts below the  $V_{POR}$  threshold, the device resets the registers to the power-up default settings.

Table 4-6 shows the power-up default summary.

TABLE 4-6:	POWER-UP DEFAULTS

R	egisters	Default Register	Power-up Default	
Address (Hex)	Register Label	Data (Hex)	Register Description	
0x00	Capability	0x000F	0.25 °C/LSb Measures Temperature Below 0°C ±1°C Accuracy Over Active Range Basic Capability (Event output)	
0x01 CONFIG		0x0000	Comparator Mode Active-Low Output Event and Critical output Output Enabled Event Not Asserted Interrupt Cleared Event Limits Unlocked Critical Limit Unlocked Continuous Conversion 0°C Hysteresis	
0x02	T <sub>UPPER</sub>	0x0000	0°C	
0x03	T <sub>LOWER</sub>	0x0000	0°C	
0x04	T <sub>CRIT</sub>	0x0000	0°C	
0x05	T <sub>A</sub>	0x0000	0°C	
0x06	Manufacturer ID	0x0054	0x0054 (hex)	
0x07	Device ID/Device Revision	0x0000	0x0000 (hex)	

## 5.0 SERIAL COMMUNICATION

#### 5.1 2-Wire SMBus/Standard Mode I<sup>2</sup>C<sup>™</sup> Protocol-Compatible Interface

The MCP9805 serial clock input (SCLK) and the bidirectional serial data line (SDA) form a 2-Wire bidirectional SMBus/Standard mode I<sup>2</sup>C compatible communication port (refer to the Digital Input/Output Pin Characteristics Table and Serial Interface Timing Characteristics Table).

The following bus protocol has been defined:

#### TABLE 5-1: MCP9805 SERIAL BUS PROTOCOL DESCRIPTIONS

Term	Description
Master	The device that controls the serial bus, typically a microcontroller.
Slave	The device addressed by the master, such as the MCP9805.
Transmitter	Device sending data to the bus.
Receiver	Device receiving data from the bus.
START	A unique signal from master to initiate serial interface with a slave.
STOP	A unique signal from the master to terminate serial interface from a slave.
Read/Write	A read or write to the MCP9805 registers.
ACK	A receiver Acknowledges (ACK) the reception of each byte by polling the bus.
NAK	A receiver Not-Acknowledges (NAK) or releases the bus to show End-of-Data (EOD).
Busy	Communication is not possible because the bus is in use.
Not Busy	The bus is in the idle state, both SDA and SCLK remain high.
Data Valid	SDA must remain stable before SCLK becomes high in order for a data bit to be considered valid. During normal data transfers, SDA only changes state while SCLK is low.

#### 5.1.1 DATA TRANSFER

Data transfers are initiated by a Start condition (START), followed by a 7-bit device address and a read/write bit. An Acknowledge (ACK) from the slave confirms the reception of each byte. Each access must be terminated by a Stop condition (STOP).

Repeated communication is initiated after t<sub>B-FREE</sub>.

This device does not support sequential register read/write. Each register needs to be addressed using the Register Pointer.

This device supports the receive protocol. The register can be specified using the pointer for the initial read (see Figure 5-4). Each repeated read or receive can then be followed with a Start condition, followed by an address byte. The MCP9805 retains the previously selected register. Therefore, it expects a read from the previously-specified register (repeated pointer specification is not necessary).

#### 5.1.2 MASTER/SLAVE

The bus is controlled by a master device (typically a microcontroller) that controls the bus access and generates the Start and Stop conditions. The MCP9805 is a slave device and does not control other devices in the bus. Both master and slave devices can operate as either transmitter or receiver. However, the master device determines which mode is activated.

#### 5.1.3 START/STOP CONDITION

A high-to-low transition of the SDA line (while SCLK is high) is the Start condition. All data transfers must be preceded by a Start condition from the master. If a Start condition is generated during data transfer, the MCP9805 resets and accepts the new Start condition.

A low-to-high transition of the SDA line (while SCLK is high) signifies a Stop condition. If a Stop condition is introduced during data transmission, the MCP9805 releases the bus. All data transfers are ended by a Stop condition from the master. However, for continuous data reception from the previously-specified pointer (Register 4-1), a Start condition can be introduced at the end of data reception. The MCP9805 retains the previously-set pointer. Therefore, there is no need to repeat the pointer specification (see Register 5-4).

## 5.1.4 ADDRESS BYTE

Following the Start condition, the host must transmit an 8-bit address byte to the MCP9805. The address for the MCP9805 is '0011, A2, A1, A0' in binary, where the A2, A1 and A0 bits are set externally by connecting the corresponding pins to  $V_{DD}$  '1' or GND '0'. The 7-bit address transmitted in the serial bit stream must match the selected address for the MCP9805 to respond with an ACK. Bit 8 in the address byte is a read/write bit. Setting this bit to '1' commands a read operation, while '0' commands a write operation (see Figure 5-1).




FIGURE 5-1: Device Addressing.

#### 5.1.5 DATA VALID

After the Start condition, each bit of data in transmission needs to be settled for a time specified by  $t_{SU-DATA}$  before SCLK toggles from low-to-high (see **Serial Interface Timing Characteristics**).

### 5.1.6 ACKNOWLEDGE (ACK)

Each receiving device, when addressed, is obliged to generate an ACK bit after the reception of each byte. The master device must generate an extra clock pulse for ACK to be recognized.

The acknowledging device pulls down the SDA line for  $t_{SU-DATA}$  before the low-to-high transition of SCLK from the master. SDA also needs to remain pulled down for  $t_{H-DATA}$  after a high-to-low transition of SCLK.

During read, the master must signal an End-of-Data (EOD) to the slave by not generating an ACK bit (NAK) once the last bit has been clocked out of the slave. In this case, the slave will leave the data line released to enable the master to generate the Stop condition.

### 5.1.7 TIME OUT

If the SCLK stays high or low for a time specified by  $t_{\rm OUT}$ , the MCP9805 releases the bus and resets the serial interface. The master will have to restart the communication cycle with a Start condition. This dictates the minimum clock speed.

## 5.2 Timing Diagram




FIGURE 5-2: Read 1-byte and 2-byte data from a Register.





FIGURE 5-3: Write 1-byte and 2-byte data from a Register.



## 6.0 APPLICATIONS INFORMATION

### 6.1 Connecting to the Serial Bus

The SDA and SCLK serial interface pins are open-drain pins that require pull-up resistors. This configuration is shown in Figure 6-1.




FIGURE 6-1: Pull-up Resistors On Serial Interface.

The number of devices connected to the bus is limited only by the maximum rise and fall times of the SDA and SCLK lines. Unlike I<sup>2</sup>C specifications, SMBus does not specify a maximum bus capacitance value. Rather, the SMBus specification requires that the maximum current through the pull-up resistor be 350  $\mu$ A and minimum 100  $\mu$ A. Because of this, the value of the pull-up resistors will vary depending on the system's bias voltage (V<sub>DD</sub>). The pull-up resistor values for a 3.3 V system ranges 9 k $\Omega$  to 33 k $\Omega$ . Minimizing bus capacitance is still very important as it directly affects the rise and fall times of the SDA and SCLK lines.

Although SMBus specifications only require the SDA and SCLK lines to pull-down  $350 \ \mu$ A, with a maximum voltage drop of 0.4 V, the MCP9805 is designed to meet a maximum voltage drop of 0.4 V, with 3 mA of current. This allows lower pull-up resistor values to be used, allowing the MCP9805 to handle higher bus capacitance. In such applications, all devices on the bus must meet the same pull-down current requirements.

A possible configuration using multiple devices on the SMBus is shown in Figure 6-2.




FIGURE 6-2: Multiple Devices on DIMM SMBus.

## 6.2 Layout Considerations

The MCP9805 does not require any additional components besides the master controller in order to measure temperature. However, it is recommended that a decoupling capacitor of 0.1  $\mu F$  to 1  $\mu F$  be used between the V\_{DD} and GND pins. A high-frequency ceramic capacitor is recommended. It is necessary for the capacitor to be located as close as possible to the power and ground pins of the device in order to provide effective noise protection.

## 6.3 Thermal Considerations

A potential for self-heating errors can exist if the MCP9805 SDA, SCLK and Event lines are heavily loaded with pull-ups (high current). Typically, the self-heating error is negligible because of the relatively small current consumption of the MCP9805. A temperature accuracy error of approximately 0.5°C could result from self-heating if the communication pins sink/source the maximum current specified.

For example, if the Event output is loaded to maximum  $I_{OL}$ , Equation 6-1 can be used to determine the effect of self-heating.

#### EQUATION 6-1: EFFECT OF SELF-HEATING

$T_{\Delta} = \theta_{JA} (V_{DD} \bullet I_{DD} + V_{OL\_Event} \bullet I_{OL\_Event} + V_{OL\_SDA} \bullet I_{OL\_SDA})$	
Where:	
$T_{\Delta} =$	T <sub>J -</sub> T <sub>A</sub>
T <sub>J</sub> =	Junction Temperature
T <sub>A</sub> =	Ambient Temperature
$\theta_{JA} =$	Package Thermal Resistance
V <sub>OL_Event, SDA</sub> =	Event and SDA Output V <sub>OL</sub> (0.4 V <sub>max</sub> )
I <sub>OL_Event, SDA</sub> =	Event and SDA Output I <sub>OL</sub> (3 mA <sub>max</sub> )

At room temperature (T<sub>A</sub> = +25°C) with maximum I<sub>DD</sub> = 500  $\mu$ A and V<sub>DD</sub> = 3.6V, the self-heating due to power dissipation T<sub>\Delta</sub> is 0.2°C for the DFN-8 package and 0.5°C for the TSSOP-8 package.