



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



---

# MCR20A 2.4 GHz Low-Power Transceiver Reference Manual

Supports: MCR20AVHM

Document Number: MCR20ARM  
Rev. 3, July 2016





# Contents

Section number	Title	Page
<b>Chapter 1</b>		
<b>Introduction to MCR20A</b>		
1.1	Introduction.....	13
1.2	Block Diagram.....	14
1.3	Modem Features Summary.....	15
1.4	RF Interface and Usage.....	17
1.5	Radio Architecture.....	17
1.5.1	Packet Structure.....	17
1.5.2	Receive Path Description.....	17
1.5.3	Transmit Path Description.....	18
1.6	IEEE 802.15.4 Acceleration Hardware.....	18
1.7	Advanced Security Module (ASM) Overview.....	19
1.8	MCU Interface with SPI Overview.....	20
1.8.1	Transceiver Control Overview.....	21
1.9	Clock Output, RF Control, and GPIO Summary.....	22
1.9.1	CLK_OUT Reference.....	22
1.9.2	RF Control Signals.....	22
1.9.3	Antenna Diversity.....	23
1.9.4	General Purpose Input Output (GPIO).....	23
1.10	Modem Operational Modes.....	23
1.11	External PA and LNA.....	24
<b>Chapter 2</b>		
<b>Signal Multiplexing and Signal Descriptions</b>		
2.1	Pin assignments.....	25
2.2	Pin function table.....	26
<b>Chapter 3</b>		
<b>System Considerations</b>		
3.1	Introduction.....	29

Section number	Title	Page
3.2	Power Connections.....	29
3.3	Modem Reset.....	31
3.4	Modem Interrupt Request to MCU.....	32
3.5	MCR20A Transceiver Interface to MCU.....	32
3.5.1	SPI Command Channel.....	32
3.6	System Oscillator and Clock Considerations.....	32
3.6.1	Modem Crystal Oscillator.....	32
3.6.2	System Clock Configurations.....	33
3.6.3	Single System Crystal with CLK_OUT driving MCU crystal input.....	34
3.7	Modem GPIO Characteristics.....	34
3.8	MCR20A Digital Signal Properties Summary.....	35
3.9	Transceiver RF Configurations and External Connections.....	36
3.9.1	RF Interface Pins.....	36
3.9.2	RF Output Power Distribution.....	42
3.9.3	LQI ED RSSI.....	42
3.10	Timer Resources.....	45
3.10.1	Modem Event Timer.....	45
3.11	Low Power Considerations.....	46
3.11.1	Low-Power Preamble Search (LPPS).....	46
3.11.2	Recovery Times from Low Power Modes.....	48
3.11.3	Run Time Current.....	49

## Chapter 4 Modem: Modes of Operation

4.1	Power Management Overview.....	51
4.1.1	Features.....	52
4.1.2	Power and Regulation Topology.....	52
4.1.3	Digital Regulator and POR.....	53
4.1.4	Analog Regulator (AREG).....	53
4.2	Modem Operational Modes Summary.....	54

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.2.1	Power modes.....	54
4.3	Sequence Manager.....	56
4.3.1	Modem Sequence Manager Operation.....	57
4.3.2	Functional Description.....	58
4.4	Dual PAN ID introduction.....	70
4.4.1	Manual and Automatic Modes.....	70
4.4.2	Source Address Matching.....	75
4.4.3	Programming interface.....	76
4.5	Active Promiscuous Mode.....	79
4.5.1	Functional Description.....	79
4.5.2	Special Handling for Broadcast Packets.....	80
4.5.3	Special Handling of Rx Acknowledgement Frames.....	80
4.5.4	Programming Interface.....	81
4.6	Clock System.....	81
4.6.1	32 MHz Crystal Oscillator.....	81
4.6.2	Clock output feature overview.....	82

## **Chapter 5**

### **Modem: Advanced Security Module**

5.1	Advanced Security Module.....	83
5.2	Introduction.....	83
5.2.1	Features.....	83
5.2.2	Modes of Operation.....	83
5.2.3	CTR mode block diagram.....	84
5.2.4	CBC mode block diagram.....	85
5.2.5	CCM mode.....	85
5.2.6	AES mode.....	85
5.3	ASM module block diagram.....	86
5.3.1	ASM Register Interface.....	86
5.3.2	AES Encryption Engine.....	87

Section number	Title	Page
5.3.3	ASM Logic.....	87
5.3.4	AES encryption engine algorithm.....	88
5.4	Counter mode encryption.....	89
5.5	AES mode encryption.....	89
5.6	Message Authentication Code generation (MAC).....	90

## Chapter 6 Modem: Interrupts

6.1	Introduction.....	91
6.2	Modem Interrupt Sources.....	91
6.3	Additional Interrupt Mask and Source Descriptions.....	93
6.4	Functional Description.....	94
6.4.1	Interrupt Status Bit Structure.....	94
6.4.2	Clearing Interrupts.....	95
6.4.3	Timer Interrupts.....	95
6.4.4	PLL Unlock Interrupt.....	96
6.4.5	Filterfail Interrupt.....	96
6.4.6	RX Watermark Interrupt.....	97
6.4.7	CCA Interrupt.....	97
6.4.8	RX Interrupt.....	98
6.4.9	TX Interrupt.....	98
6.4.10	Sequencer Interrupt.....	98
6.4.11	Interrupts from Exiting Low Power Modes.....	99
6.4.12	Packet Buffer Error Interrupt .....	100

## Chapter 7 Modem: Timer Information

7.1	Event Timer Block.....	101
7.2	Event Timer Time Base.....	101
7.3	Setting Current Time.....	102
7.4	Reading Current Time.....	103

<b>Section number</b>	<b>Title</b>	<b>Page</b>
7.5	Latching the Timestamp.....	103
7.6	Event Timer Comparators.....	104
7.6.1	Timer Compare Fields.....	104
7.6.2	Timer Compare-Enable Bits.....	104
7.6.3	Timer Interrupt Status Bits.....	105
7.6.4	Timer Interrupt Masks.....	105
7.6.5	Setting Compare Values.....	106
7.7	Intended Event Timer Usage.....	106
7.7.1	Generating Time-Based Interrupts.....	107
7.7.2	Using T3CMP to Abort an RX operation.....	107
7.7.3	Using T2CMP or T2PRIMECMP to Trigger Transceiver Operations.....	108

## **Chapter 8 Modem SPI Interface**

8.1	Modem SPI Overview.....	111
8.2	Modem SPI Basic Operation.....	111
8.2.1	SPI Pin Definition.....	112
8.2.2	SPI Timing.....	113
8.3	SPI Transactions.....	114
8.3.1	SPI Control Word.....	114
8.3.2	Direct Register Write Access (single byte).....	115
8.3.3	Direct Register Read Access (single byte).....	115
8.3.4	Direct Register Write Access (multi byte).....	116
8.3.5	Direct Register Read Access (multi byte).....	116
8.3.6	Indirect Register Write Access (multi byte).....	117
8.3.7	Indirect Register Read Access (multi byte).....	118
8.3.8	Synchronous and Asynchronous Operating Modes.....	118
8.3.9	Shifting Out IRQSTS1 During Control Word.....	119
8.3.10	Packet Buffer.....	120
8.4	Configuring MCU for Proper SPI Operation.....	128



Section number	Title	Page
8.4.1	DSPI Mode Configuration.....	128
8.4.2	DSPI Baud Rate .....	128
8.4.3	DSPI Timing Control.....	129

## Chapter 9 Modem: SPI Register Descriptions

9.1	Introduction.....	131
9.2	Modem Memory map and register definition.....	132
9.2.1	Interrupt Request Status 1 (Modem_IRQSTS1).....	134
9.2.2	Interrupt Request Status 2 (Modem_IRQSTS2).....	136
9.2.3	Interrupt Request Status 3 (Modem_IRQSTS3).....	137
9.2.4	PHY Control 1 (Modem_PHY_CTRL1).....	139
9.2.5	PHY Control 2 (Modem_PHY_CTRL2).....	140
9.2.6	PHY Control 3 (Modem_PHY_CTRL3).....	141
9.2.7	Receive Frame Length (Modem_RX_FRM_LEN).....	142
9.2.8	PHY Control 4 (Modem_PHY_CTRL4).....	143
9.2.9	SRC Control (Modem_SRC_CTRL).....	144
9.2.10	SRC Address SUM LSB (Modem_SRC_ADDRS_SUM_LSB).....	145
9.2.11	SRC Address SUM MSB (Modem_SRC_ADDRS_SUM_MSB).....	145
9.2.12	CCA1 ED FNL (Modem_CCA1_ED_FNL).....	146
9.2.13	Event Timer LSB (Modem_EVENT_TIMER_LSB).....	146
9.2.14	Event Timer MSB (Modem_EVENT_TIMER_MSB).....	147
9.2.15	Event Timer USB (Modem_EVENT_TIMER_USB).....	147
9.2.16	Timestamp LSB (Modem_TIMESTAMP_LSB).....	147
9.2.17	Timestamp MSB (Modem_TIMESTAMP_MSB).....	148
9.2.18	Timestamp USB (Modem_TIMESTAMP_USB).....	148
9.2.19	Timer 3 Compare Value LSB (Modem_T3CMP_LSB).....	149
9.2.20	Timer 3 Compare Value MSB (Modem_T3CMP_MSB).....	149
9.2.21	Timer 3 Compare Value USB (Modem_T3CMP_USB).....	149
9.2.22	Timer 2-Prime Compare Value LSB (Modem_T2PRIMECMP_LSB).....	150

Section number	Title	Page
9.2.23	Timer 2-Prime Compare Value MSB (Modem_T2PRIMECMP_MSB).....	150
9.2.24	Timer 1 Compare Value LSB (Modem_T1CMP_LSB).....	150
9.2.25	Timer 1 Compare Value MSB (Modem_T1CMP_MSB).....	151
9.2.26	Timer 1 Compare Value USB (Modem_T1CMP_USB).....	151
9.2.27	Timer 2 Compare Value LSB (Modem_T2CMP_LSB).....	151
9.2.28	Timer 2 Compare Value MSB (Modem_T2CMP_MSB).....	152
9.2.29	Timer 2 Compare Value USB (Modem_T2CMP_USB).....	152
9.2.30	Timer 4 Compare Value LSB (Modem_T4CMP_LSB).....	152
9.2.31	Timer 4 Compare Value MSB (Modem_T4CMP_MSB).....	153
9.2.32	Timer 4 Compare Value USB (Modem_T4CMP_USB).....	153
9.2.33	PLL Integer Value for PAN0 (Modem_PLL_INT0).....	153
9.2.34	PLL Frequency Fractional Value for PAN0 (Modem_PLL_FRAC0_LSB).....	154
9.2.35	PLL Frequency Fractional Value for PAN0 (Modem_PLL_FRAC0_MSB).....	154
9.2.36	PA Power Control (Modem_PA_PWR) (Modem_PA_PWR).....	155
9.2.37	Sequence Manager State (Modem_SEQ_STATE).....	155
9.2.38	Link Quality Indicator (Modem_LQI_VALUE).....	155
9.2.39	RSSI CCA CNT (Modem_RSSI_CCA_CNT).....	156
9.2.40	ASM Control 1 (Modem_ASM_CTRL1).....	156
9.2.41	ASM Control 2 (Modem_ASM_CTRL2).....	157
9.2.42	ASM Data (Modem_ASM_DATA $n$ ).....	158
9.2.43	Overwrite Version Number (Modem_OVERWRITE_VER).....	158
9.2.44	CLK_OUT Control (Modem_CLK_OUT_CTRL).....	159
9.2.45	Power Modes (Modem_PWR_MODES).....	160
9.2.46	IAR Index (Modem_IAR_INDEX).....	161
9.2.47	IAR Data (Modem_IAR_DATA).....	162
9.3	Indirect registers memory map and register definition.....	162
9.3.1	Part Identification (Indirect_Modem_PART_ID).....	165
9.3.2	XTAL 32 MHz Trim (Indirect_Modem_XTAL_TRIM).....	165
9.3.3	MAC PAN ID for PAN0 (Indirect_Modem_MACPANID0 $n$ ).....	166

Section number	Title	Page
9.3.4	MAC Short Address for PAN0 (Indirect_Modem_MACSHORTADDRS0n).....	166
9.3.5	MAC Long Address for PAN0 (Indirect_Modem_MACLONGADDRS0n).....	167
9.3.6	Receive Frame Filter (Indirect_Modem_RX_FRAME_FILTER).....	167
9.3.7	Frequency Integer for PAN1 (Indirect_Modem_PLL_INT1).....	168
9.3.8	Frequency Fractional Value for PAN1 (Indirect_Modem_PLL_FRAC1n).....	169
9.3.9	Frequency Fractional Value for PAN1 (Indirect_Modem_MACPANID1n).....	169
9.3.10	MAC Short Address for PAN1 (Indirect_Modem_MACSHORTADDRS1n).....	170
9.3.11	MAC Long Address for PAN1 (Indirect_Modem_MACLONGADDRS1n).....	170
9.3.12	Dual PAN Control (Indirect_Modem_DUAL_PAN_CTRL).....	171
9.3.13	Channel Frequency Dwell Time (Indirect_Modem_DUAL_PAN_DWELL).....	172
9.3.14	Dual PAN Status (Indirect_Modem_DUAL_PAN_STS).....	172
9.3.15	Clear Channel Assessment 1 Threshold (Indirect_Modem_CCA1_THRESH).....	173
9.3.16	Clear Channel Assessment / ED Offset Computation (Indirect_Modem_CCA1_ED_OFFSET_COMP).....	174
9.3.17	LQI Offset Computation (Indirect_Modem_LQI_OFFSET_COMP).....	174
9.3.18	CCA Control (Indirect_Modem_CCA_CTRL).....	174
9.3.19	Clear Channel Assessment 2 Threshold Peak Compare (Indirect_Modem_CCA2_CORR_PEAKS).....	175
9.3.20	Clear Channel Assessment 2 Threshold (Indirect_Modem_CCA2_THRESH).....	176
9.3.21	TMR PRESCALE (Indirect_Modem_TMR_PRESCALE).....	176
9.3.22	GPIO Data (Indirect_Modem_GPIO_DATA).....	177
9.3.23	GPIO Direction Control (Indirect_Modem_GPIO_DIR).....	178
9.3.24	GPIO Pullup Enable (Indirect_Modem_GPIO_PUL_EN).....	179
9.3.25	GPIO Pullup Select (Indirect_Modem_GPIO_SEL).....	181
9.3.26	GPIO Drive Strength (Indirect_Modem_GPIO_DS).....	182
9.3.27	Antenna Control (Indirect_Modem_ANT_PAD_CTRL).....	183
9.3.28	Miscellaneous Pad Control (Indirect_Modem_MISC_PAD_CTRL).....	185
9.3.29	RX_BYTE_COUNT (Indirect_Modem_RX_BYTE_COUNT).....	185
9.3.30	RX_WTR_MARK (Indirect_Modem_RX_WTR_MARK).....	186
9.3.31	TXDELAY (Indirect_Modem_TXDELAY).....	186
9.3.32	ACKDELAY (Indirect_Modem_ACKDELAY).....	187

---

<b>Section number</b>	<b>Title</b>	<b>Page</b>
9.3.33	Antenna AGC and FAD Control (Indirect_Modem_ANT_AGC_CTRL).....	187
9.3.34	LPPS_CTRL (Indirect_Modem_LPPS_CTRL).....	188
9.3.35	RSSI (Indirect_Modem_RSSI).....	189
9.3.36	XTAL Control (Indirect_Modem_XTAL_CTRL).....	190



# Chapter 1

## Introduction to MCR20A

### 1.1 Introduction

The MCR20A transceiver is a 2.4 GHz Industrial, Scientific and Medical (ISM) and Medical Body Area Network (MBAN) transceiver intended for the IEEE® 802.15.4 Standard. The MCR20A device is a standalone transceiver that is normally combined with a software stack and a Kinetis K series, M series or other microcontroller (MCU) to implement an IEEE 802.15.4 Standard platform solution.

The MCR20A transceiver contains a complete 802.15.4 physical layer (PHY) modem designed for the IEEE® 802.15.4 Standard that operates in the 2.4 GHz ISM frequency band and supports 2.36 to 2.4 GHz Medical Band (MBAN) frequencies. The transceiver includes antenna diversity, 1mW nominal output power, hardware acceleration for dual PAN modes, integrated transmit/receive switch, on-board power supply regulation, and full spread-spectrum encoding and decoding. Additionally, the transceiver includes a PA with internal voltage controlled oscillator (VCO), integrated transmit/receive switch, on-board power supply regulation.

The MCR20A transceiver supports peer-to-peer, star, and mesh networking and when combined with an appropriate MCU, the MCR20A transceiver provides a cost-effective solution for short-range data links and networks. Interface with the MCU is accomplished using a four wire serial peripheral interface (SPI) connection and an interrupt request output that allows for the use of a variety of processors. The software and processor can be scaled to fit applications ranging from simple point-to-point systems through complete mesh networking. The MCR20A transceiver provides the IEEE 802.15.4 Standard PHY/MAC for use with the Kinetis K20 or Cortex M0 family of MCUs.

This table lists the MCR20A device ordering, temperature range, and package information.

**Table 1-1. Ordering Information**


Device	Operating Temp Range (TA)	Package
MCR20AVHM(R)	-40° to 105° C	MLGA-32 (R: tape and reel)

Target markets include, but are not limited, to the following:

- Smart Energy
  - Meter
  - ESI (Energy Service Interface)
  - IHD (In Home Display)
  - Gateway
  - Appliance
  - PHEV (Plug-in Hybrid Electric Vehicle)
- Building Control and Home Automation
  - Lighting
  - HVAC
  - Security
- Medical / Personal Health Care
  - Patient Monitoring
  - Institutional Care
- Industrial Control (3rd party stacks - (Low PAN, ISA100, Wireless HART))

## 1.2 Block Diagram

This figure shows a simplified block diagram of the MCR20A transceiver, which is an 802.15.4 Standard compatible transceiver that provides functions required in the physical layer (PHY) and media access control (MAC) specifications.



**Figure 1-1. Modem Simplified Block Diagram**

The modem is used in concert with an MCU. Interface between the devices is accomplished through a 4-wire SPI port and interrupt request line. The media access control (MAC), drivers, and network and application software (as required) reside on the host processor.

### 1.3 Modem Features Summary

The transceiver has the following features:

- Fully compliant IEEE 802.15.4 Standard 2006 transceiver supports 250 kbps O-QPSK data in 5.0 MHz channels and full spread-spectrum encode and decode, and also extends radio operation to the 2.36 GHz to 2.40 GHz Medical Band (MBAN) frequencies with IEEE 802.15.4j channel, spacing and modulation requirements.



- 2.4GHz frequency band of operation (ISM).
- 250kbps data rate with O-QPSK modulation in 5.0 MHz channels with direct sequence spread spectrum (DSSS) encode and decode.
- Operates on one of 16 selectable ISM channels per IEEE 802.15.4 specification.
- Programmable output power
- Supports 2.36 GHz to 2.40 GHz Medical Band (MBAN) frequencies with IEEE 802.15.4j channel, spacing and modulation requirements.
- Small RF foot print
  - Differential input/output port used with external balun for single port operation.
  - Supports antenna diversity operation with external front end (FE).
  - Low external component count.
- Hardware acceleration for IEEE<sup>®</sup> 802.15.4 Standard
  - Complete 802.15.4 onboard modem
  - IEEE 802.15.4 Standard 2006 packet processor/sequencer with receiver frame filtering
  - Random number generator
  - Support for dual PAN ID mode
  - Internal event timer block with four comparators to assist sequencer and provide timer capability
- 32 MHz crystal reference oscillator with onboard trim capability to supplement external load capacitors
- Programmable frequency clock output (CLK\_OUT) for use by MCU
- SPI Command Channel interface slave port with burst mode operation
- Interrupt request output (IRQ) - provides interrupt request capability to MCU
- 128-byte RAM data buffer to store 802.15.4 packet contents for transceiver sequences
- Eight (8) software programmable GPIOs
- Low power operational modes with single SPI command device wake-up (SPI communication is enabled in LP mode)

- 1.8 V to 3.6 V operating voltage with on chip voltage regulators
- -40C to +105C temperature range
- RoHS compliant, 5 mm x 5 mm, 32-pin, MLGA package

## 1.4 RF Interface and Usage

The modem RF interface provides a bidirectional, differential port that connects directly to a balun. The balun connects directly to a single-ended antenna and converts that interface to a fully differential, bidirectional, on-chip interface with transmit/receive switch, LNA, and complementary PA outputs. This combination allows for a small footprint and low cost RF solution.


In addition the modem provides dedicated output signals that can be used to control external RF components. These outputs are hardware switched and also support antenna diversity.

## 1.5 Radio Architecture

The radio structure is built upon the IEEE 802.15.4 Standard packet structure.

### 1.5.1 Packet Structure

The following figure shows the packet structure.



**Figure 1-2. MCR20A Transceiver Packet Structure**

### 1.5.2 Receive Path Description

The receive path operates in duplex with the transmit mode having an additional feature to operate in a low power run state that can also be considered as a partial power down mode. Architecture is Near Zero IF (NZIF) having front end amplification, one (1) mixed

signal down conversion to IF that is filtered, demodulated and digitally processed. The RF Front End (FE) is differential and shares the same off chip matching network with the transmit path.

### 1.5.3 Transmit Path Description

The modem transmits OQPSK modulation having power and channel selection adjustment per user application. After the channel of operation is determined, coarse and fine tuning is executed within the Frac-N PLL to engage signal lock. After signal lock is established, the modulated buffered signal is then routed to a multi-stage amplifier for transmission. The PA differential outputs share the pins with the front end.

## 1.6 IEEE 802.15.4 Acceleration Hardware

The 802.15.4 transceiver has several hardware features that reduce the software stack size, off-load functions from the CPU, and improve performance:

- Fully supports 2003 & 2006 versions of the IEEE 802.15 Standard.
- Supports slotted and unslotted modes
- Supports beacon enabled and non-beacon enabled networks
- Onboard 128-byte packet data buffering
- Random number generator
- 802.15.4 Sequence support
  - RX (conditionally followed by TXAck)
  - TX
  - CCA (used for CCA and ED cycles)
  - Tx/Rx (Tx followed by unconditional Rx or RACK)
  - Continuous CCA
- 802.15.4 Receiver Frame filtering.

## 1.7 Advanced Security Module (ASM) Overview

The ASM engine encrypts using the Advanced Encryption Standard (AES). It can perform "Counter" (CTR), Cipher Block Chaining (CBC) and plain AES mode encryption. The combination of CTR and CBC modes of encryption is known as CCM mode encryption. CCM is short for Counter with CBC-MAC. CCM is a generic authenticate and encrypt block cipher mode. CCM is only defined for use with 128 bit block ciphers, such as AES.


The ASM has the following features:

- CTR encryption in 11 bus clock cycles.
- CBC encryption in 11 bus clock cycles
- AES encryption in 11 bus clock cycles.
- Encrypts 128 bits as a unit.

The ASM is designed to be loaded with data and then started with a self-clearing "start" bit. Sixteen 8 bit registers of a key plus sixteen 8 bit registers of a counter plus sixteen 8 bit registers of text are necessary for "Counter" mode encryption. Cipher Block Chaining (CBC) mode needs only a key field and a text field programmed. Typically, only the text fields and counter fields need to be continuously written since the key field won't change.

The module has a built in self test that must be initiated by the software to make the module usable. Until this test is run and passes the ASM module is disabled.

A simple block diagram of the ASM module is shown in the following figure.



**Figure 1-3. ASM Block Diagram**

## 1.8 MCU Interface with SPI Overview

The following figure illustrates the microcontroller interface with the modem for the SiP. The typical required signals are:

- 4-wire SPI port - slave mode only
  - Maximum bitrate is 16 MHz for writes and 9 MHz for reads
  - Clock phase and polarity - CPHA=0 and CPOL=0
  - MSB first shifting
  - Supports Register Access and Packet Buffer accesses in bursts of byte transfers
  - Most registers and Packet Buffer accessible with crystal "on" or "off"
- Interrupt request output - active low
- Device asynchronous hardware reset RST\_B - active low

The SPI interface provides communication between the MCU and the modem's register set and Packet Buffer. The modem SPI is a slave-only interface; the MCU must drive R\_SSEL\_B, R\_SCLK and R\_MOSI. Write and read access to both Direct and Indirect registers is supported, and transfer length can be single-byte or bursts of unlimited length. Write and read access to the Packet buffer can also be single-byte or a burst mode of unlimited length.

The SPI interface is asynchronous to the rest of the device. No relationship between R\_SCLK and the modem's internal oscillator is assumed. All synchronization of the SPI interface to modem takes place inside the SPI module and is done for both register writes and reads.

The SPI is capable of operation in all power modes except reset. Operation in the Hibernate state means radio's crystal oscillator is disabled; effectively no XTAL connected in hibernate mode. Most radio registers, direct and indirect, can be accessed, both read and write, during Hibernate; and includes the complete Packet Buffer. All GPIO-related registers are accessible in Hibernate. In this state minimal power consumption will be realized especially during the register-initialization phase.

The SPI design features a compact, single-byte control word reducing SPI access latency to a minimum. Most SPI access types require only a single-byte control word with the address embedded in the control word. During control word transfer (the first byte of any

SPI access), the contents of the IRQSTS1 register (highest-priority status register) are always shifted out so that the MCU gets access to IRQSTS1 with the minimum possible latency on every SPI access.




Figure 1-4. Microcontroller to modem interface block diagram

## 1.8.1 Transceiver Control Overview

The transceiver is controlled by a bank of registers (Direct Register Space) accessed via the SPI interface. The transmit and receive packet data (stored in a 128-byte buffer) is also accessed via the SPI. The onboard registers provide control and status for the entire device.

### 1.8.1.1 Interrupt Request Overview

The modem has up to 13 individual sources of interrupt request to the MCU. These are all capable of individual control, and are logically OR-combined to drive a single, active low, interrupt request pin (IRQ\_B) to the external MCU.

- The IRQ\_B pin is configured as actively-driven high by the modem.
- Each interrupt source has its own interrupt status bit in Direct Register space.
- Each interrupt can be individually controlled by an interrupt mask - The IRQ is issued when the mask is cleared to 0.
- There is also a global interrupt mask, TRCV\_MSK, which can enable/disable all IRQ\_B assertions by programming a single masking bit.

- All status bits use a write-1-to-clear protocol - interrupt status bits are not affected by reads.
- IRQ\_B will remain asserted until all active interrupt sources are cleared or masked.

### 1.8.1.2 Event Timer Overview

The modem features a 24-bit Event Timer that can be used in conjunction with the sequencer to provide protocol control as well as timing interrupts. The Event Timer consists of a continuously running counter and four (4) separate 24-bit comparators:

- The Event Timer counter runs at the 802.15.4 bit rate of 250 kHz (programmable).
- Each comparator has an individual interrupt request capability - the compare status is set when there is a match between the comparator and the timer counter. Each status can be enabled to generate an IRQ.
- In addition, a separate 16-bit T2PRIMECMP comparator is provided, which uses only the *lower 16 bits* of Event Timer, rather than require a full 24-bit compare.

## 1.9 Clock Output, RF Control, and GPIO Summary

The modem provides a set of I/O pins useful for supplying a system clock to the MCU, controlling external RF LNA/PA or antenna diversity circuitry and GPIO. The following sections discuss these options.

### 1.9.1 CLK\_OUT Reference

The CLK\_OUT digital output can be enabled to drive the system clock to the MCU. This provides a highly accurate clock source based on the transceiver reference oscillator. The clock is programmable over a wide range of frequencies divided down from its 32 MHz reference.

## 1.9.2 RF Control Signals

The modem provides four dedicated signals for control of external RF components. These signals designated as ANT\_A, ANT\_B, RX\_SWITCH, and TX\_SWITCH can be enabled to control external amplifiers, antenna switches, and other modules. When enabled they are switched via an internal hardware state machine. Typical uses include:

- Antenna diversity
- External PA
- External LNA
- T/R switching

## 1.9.3 Antenna Diversity

To improve the reliability of RF connectivity to long range applications, Antenna Diversity feature is supported without using the MCU through use of four dedicated control pins by direct register antenna selection. The digital regulator supplies bias to analog switches for control of external PA/LNA. These switches are programmable to sink and source two levels of current (2-3 mA and 10 mA) or can operate in a high impedance mode.

## 1.9.4 General Purpose Input Output (GPIO)

In addition eight (8) GPIO are provided for general use. Features for these pins include:

- Programmable output drive strength
- Programmable output slew rate
- Hi-Z mode
- Programmable as outputs or inputs (default)
- No IRQ capability

## 1.10 Modem Operational Modes

The modem has six operating modes which include:



- Reset / Power-down
- Low Power (LP) / Hibernate
- Doze (low power with reference oscillator active)
- Idle
- Receive
- Transmit

The following table describes these modes:

**Table 1-2. Modem Mode Definitions and Transition Times**

Mode	Definition	Transition Time To or From Idle
Off	All modem functions Off, Leakage only. $\overline{RST}$ asserted. Digital outputs are tri-stated including IRQ	500 $\mu$ s
Hibernate	Crystal Reference Oscillator Off. Modem responds to SPI activity.	250 $\mu$ s
Doze	Crystal reference oscillator ON but CLK_OUT output available only if selected. Digital regulator in Low Power mode.	< 1 $\mu$ s <sup>1</sup>
Reset	Crystal reference oscillator ON, enable CLK_OUT output at 4 MHz and 32.787 kHz.	376 $\mu$ s
Receive	Crystal reference oscillator ON. Receiver ON.	144 $\mu$ s
Transmit	Crystal reference oscillator ON. Transmitter ON.	144 $\mu$ s

1. At 9 MHz, the doze to idle transition time will be less than 2 SPI writes (1.8  $\mu$ s).

## 1.11 External PA and LNA

The modem supports features to add either an external PA, LNA or RF switch which can extend the range or add antenna diversity to the target application. The following hardware features aid in the configuration of an FEM:

- Four dedicated programmable pins to sink and source 1mA, 2mA, 4mA and 8mA currents to control FEM (Front End Module) features such as a PA, LNA and RF switches for antenna diversity, etc.
- Balun used to optimize performance and provide a differential RX/TX output to single ended feature. Modem RX/TX outputs are differential “I” and “Q” and can be utilized in that format if desired.

# Chapter 2

## Signal Multiplexing and Signal Descriptions

### 2.1 Pin assignments

This figure shows the MCR20A transceiver's package pin assignment.




Figure 2-1. Pin assignment