## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Dual Gauge Driver Integrated Circuit with Improved Damping Algorithms

This 33970 is a single-packaged, Serial Peripheral Interface (SPI) controlled, dual step motor gauge driver integrated circuit (IC). This monolithic IC consists of four dual output H-Bridge coil drivers and the associated control logic. Each pair of H-Bridge drivers is used to automatically control the speed, direction, and magnitude of current through the two coils of a two-phase instrumentation step motor, similar to an MMT-licensed AFIC 6405.

The 33970 is ideal for use in automotive instrumentation systems requiring distributed and flexible step motor gauge driving. The device also eases the transition to step motors from air core motors by emulating the air core pointer movement with little additional processor bandwidth utilization.

## Features

- MMT-Licensed Two-Phase Step Motor Compatible
- Minimal Processor Overhead Required
- Fully Integrated Pointer Movement and Position State Machine with Air Core Movement Emulation
- 4096 Possible Steady State Pointer Positions
- $340^{\circ}$ Maximum Pointer Sweep
- Fixed Maximum Acceleration and Deceleration of $4500 \% \mathrm{~s}^{2}$
- Maximum Pointer Velocity of $400 \%$
- Analog Microstepping (12 Steps/Degree of Pointer Movement)
- Pointer Calibration and Return to Zero
- SPI-Controlled 16-Bit Word
- Calibratable Internal Clock
- Low Sleep Mode Current
- Backward Compatible with MC33991
- Improved Pointer Movement, Diagnostics, and Return to Zero (RTZ)
- Pb-Free Packaging Designated by Suffix Code EG


Figure 1. 33970 Simplified Application Diagram

[^0]INTERNAL BLOCK DIAGRAM


Figure 2. 33970 Simplified Internal Block Diagram

## PIN CONNECTIONS

| cosor | $1 \bullet$ | 24 | $\square \mathrm{COS} 1$ |
| :---: | :---: | :---: | :---: |
| coso- | 2 | 23 | $\square \mathrm{COS1}$ |
| SINO+ | 3 | 22 | $\square$ SIN1+ |
| SINO- $\square$ | 4 | 21 | $\square$ SIN1- |
| GND $\square$ | 5 | 20 | $\square$ GND |
| GND ■ | 6 | 19 | $\square$ GND |
| GND | 7 | 18 | $\square$ GND |
| GND | 8 | 17 | $\square$ GND |
| $\overline{\mathrm{CS}}$ | 9 | 16 | $\square$ VPWR |
| SCLK | 10 | 15 | $\square \overline{\mathrm{RST}}$ |
| SO | 11 | 14 | $\square \mathrm{VDD}$ |
| SI $\square$ | 12 | 13 | $\square$ RTZ |

Figure 3. 33970 Pin Connections
Table 1. 33970 Pin Definitions
A functional description of each pin can be found in the Functional Pin Description section beginning on page 10.

| Pin Number | Pin Name | Pin Function | Formal Name | Definition |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { COSO+ } \\ & \text { COSO- } \\ & \text { SINO+ } \\ & \text { SINO- } \end{aligned}$ | Output | H-Bridge Outputs 0 | Each pin is the output pin of a half bridge, designed to source or sink current. |
| $\begin{gathered} 5-8, \\ 17-20 \end{gathered}$ | GND | Ground | Ground | These pins serve as the ground for the source of the low-side output transistors as well as the logic portion of the device. |
| 9 | CS | Input | Chip Select | This pin is connected to a chip select output of a LSI IC. |
| 10 | SCLK | Input | Serial Clock | This pin is connected to the SCLK pin of the master device and acts as a bit clock for the SPI port. |
| 11 | SO | Output | Serial Output | This pin is connected to the SPI Serial Data Input pin of the master device, or to the SI pin of the next device in a daisy chain. |
| 12 | SI | Input | Serial Input | This pin is connected to the SPI Serial Data Output pin of the master device from which it receives output command data. |
| 13 | RTZ | Output | Multiplexed Output | This is a multiplexed output pin, for the non-driven coil, during a Return to Zero (RTZ) event. |
| 14 | VDD | Input | Voltage | This SPI and logic power supply input will work with 5.0 V supplies. |
| 15 | RST | Input | Reset | This input has an internal active pull-up. |
| 16 | VPWR | Input | Battery Voltage | Power supply. |
| $\begin{aligned} & 21 \\ & 22 \\ & 23 \\ & 24 \end{aligned}$ | $\begin{aligned} & \text { SIN1- } \\ & \text { SIN1+ } \\ & \text { COS1- } \\ & \text { COS1+ } \end{aligned}$ | Output | H-Bridge Outputs 1 | Each of these pins are the output pin of a half bridge, designed to source or sink current. |

## ELECTRICAL CHARACTERISTICS

## MAXIMUM RATINGS

Table 2. Maximum Ratings
All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| ELECTRICAL RATINGS |  |  |  |
| Power Supply Voltage Steady State | $\mathrm{V}_{\text {PWR(SUS }}$ | -0.3 to 41 | V |
| Input Pin Voltage ${ }^{(1)}$ | $\mathrm{V}_{\text {IN }}$ | -0.3 to 7.0 | V |
| SIN+/- COS+/- Continuous Per Output Current ${ }^{(2)}$ | Ioutmax | 40 | mA |
| ESD Voltage ${ }^{(3)}$ <br> Human Body Model <br> Machine Model | $\begin{aligned} & \mathrm{V}_{\mathrm{ESD} 1} \\ & \mathrm{~V}_{\mathrm{ESD}} \end{aligned}$ | $\begin{gathered} \pm 2000 \\ \pm 200 \end{gathered}$ | V |
| THERMAL RATINGS |  |  |  |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | TJ | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance <br> Junction to Ambient Junction to Lead | $\begin{aligned} & \mathrm{R}_{\theta \mathrm{JA}} \\ & \mathrm{R}_{\theta \mathrm{JL}} \end{aligned}$ | $\begin{aligned} & 60 \\ & 20 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| THERMAL RESISTANCE |  |  |  |
| Peak Package Reflow Temperature During Reflow ${ }^{(4)}$, ${ }^{(5)}$ | TPPRT | Note 5 | ${ }^{\circ} \mathrm{C}$ |
| Notes |  |  |  |
| 2. Output continuous output rating so long as maximu will require maximum output current computation | device. <br> not exceede stances. | ion at $125^{\circ} \mathrm{C}$ | perat |
| 3. ESD1 testing is performed in accordance with the accordance with the Machine Model $\left(\mathrm{C}_{\text {ZAP }}=200\right.$ | $=100 \mathrm{pF}, \mathrm{~F}$ | $0 \Omega), \text { ESD2 }$ | forme |
| 4. Pin soldering temperature limit is for 10 seconds maxin cause malfunction or permanent damage to the dev | gned for imm | dering. Exce | limits |

5. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL),
Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

## STATIC ELECTRICAL CHARACTERISTICS

## Table 3. Static Electrical Characteristics

Characteristics noted under conditions $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}, \mathrm{GND}=0 \mathrm{~V}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |

## POWER INPUT

| Supply Voltage Range <br> Fully Operational <br> Limited Operational (6), (7) | $\mathrm{V}_{\mathrm{PWR}}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |

POWER OUTPUTS

| Microstep Output (Measured Across Coil Outputs) <br> SINO,1, $\pm$ (COS0,1, $\pm$ ) (refer to Table 1) |  |  |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {OUT }}=200 \Omega$ |  |  |  |  |  |
| Steps 6, $18(0,12)$ | $V_{\text {ST6 }}$ | 4.82 | 5.3 | 6.0 |  |
| Steps 5, 7, 17, $19(1,11,13,23)$ | $V_{\text {ST5 }}$ | $0.94 \mathrm{~V}_{\text {ST6 }}$ | $0.97 \mathrm{~V}_{\text {ST6 }}$ | $1.0 \mathrm{~V}_{\text {ST6 }}$ |  |
| Steps 4, 8, 16, 20 (2, 10, 14, 22) | $V_{\text {ST4 }}$ | $0.84 \mathrm{~V}_{\text {ST6 }}$ | $0.87 \mathrm{~V}_{\text {ST6 }}$ | $0.96 \mathrm{~V}_{\text {ST6 }}$ |  |
| Steps 3, 9, 15, 21 (3, 9, 15, 21) | $V_{\text {ST3 }}$ | $0.68 \mathrm{~V}_{\text {ST6 }}$ | $0.71 \mathrm{~V}_{\text {ST6 }}$ | $0.8 \mathrm{~V}_{\text {ST6 }}$ |  |
| Steps 2, 10, 14, $22(4,8,16,20)$ | $V_{\text {ST } 2}$ | $0.47 \mathrm{~V}_{\text {ST6 }}$ | $0.50 \mathrm{~V}_{\text {ST6 }}$ | $0.57 \mathrm{~V}_{\text {ST6 }}$ |  |
| Steps 1, 11, 13, 23 (5, 7, 17, 19) | $V_{\text {ST1 }}$ | $0.23 \mathrm{~V}_{\text {ST6 }}$ | $0.26 \mathrm{~V}_{\text {ST6 }}$ | $0.31 \mathrm{~V}_{\text {ST6 }}$ |  |
| Steps 0, $12(6,18)$ | $\mathrm{V}_{\text {Sto }}$ | -0.1 | 0.0 | 0.1 |  |
| Full Step Active Output (Measured Across Coil Outputs) SINO, $1, \pm$ (COSO, 1, $\pm$ ) (see Figure 9, page 23) | $V_{\text {FS }}$ |  |  |  | V |
| Steps 1, 3 (0, 2) |  | 4.9 | 5.3 | 6.0 |  |
| Microstep, Full Step Output (Measured from Coil Low Side to Ground) SINO, $1, \pm$ (COSO, $1, \pm$ ), lout $=30 \mathrm{~mA}$ | $\mathrm{V}_{\text {LS }}$ | 0.0 | 0.1 | 0.3 | V |

## Notes

6. Outputs and logic remain active; however, the larger coil voltage levels may be clipped. The reduction in drive voltage may result in a loss of position control.
7. The logic will reset at some level below the specified Limited Operational minimum.
8. Outputs will disable and must be re-enabled via the PECCR command.
9. Outputs remain active; however, the reduction in drive voltage may result in a loss of position control.

Table 3. Static Electrical Characteristics (continued)
Characteristics noted under conditions $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, GND $=0 \mathrm{~V}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER OUTPUTS (continued) |  |  |  |  |  |
| Output Flyback Clamp ${ }^{(10)}$ | $V_{\text {FB }}$ | - | $\mathrm{V}_{\text {ST6 }}+0.5$ | $\mathrm{V}_{\text {ST6 }}+1.0$ | V |
| Output Current Limit (Output = VST6) | ILIM | 40 | 100 | 170 | mA |
| Overtemperature Shutdown ${ }^{(10)}$ | OT ${ }_{\text {SD }}$ | 155 | - | 180 | ${ }^{\circ} \mathrm{C}$ |
| Overtemperature Hysteresis ${ }^{(10)}$ | OT ${ }_{\text {HYST }}$ | 8.0 | - | 16 | ${ }^{\circ} \mathrm{C}$ |

## CONTROL I/O

| Input Logic High Voltage ${ }^{(11)}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | - | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Logic Low Voltage ${ }^{(11)}$ | $\mathrm{V}_{\text {IL }}$ | - | - | 0.8 | V |
| Input Logic Voltage Hysteresis ${ }^{(10)}$ | $\mathrm{V}_{\text {IN(HYST }}$ | - | 100 | - | mV |
| Input Logic Pull Down Current (SI, SCLK) | IDWN | 3.0 | - | 20 | $\mu \mathrm{A}$ |
| Input Logic Pull-Up Current ( $\overline{\mathrm{CS}}, \overline{\mathrm{RST}}$ ) | lup | 5.0 | - | 20 | $\mu \mathrm{A}$ |
| SO High-State Output Voltage ( $\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ ) | $\mathrm{V}_{\text {SOH }}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| SO Low-State Output Voltage ( $\mathrm{I}_{\mathrm{OL}}=-1.6 \mathrm{~mA}$ ) | $\mathrm{V}_{\text {SOL }}$ | - | 0.2 | 0.4 | V |
| SO Tri-State Leakage Current ( $\overline{\mathrm{CS}} \geq 3.5 \mathrm{~V}$ ) | Isolk | -5.0 | 0 | 5.0 | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{(12)}$ | $\mathrm{C}_{\text {IN }}$ | - | 4.0 | 12 | pF |
| SO Tri-State Capacitance ${ }^{(12)}$ | $\mathrm{C}_{\text {So }}$ | - | - | 20 | pF |

## ANALOG TO DIGITAL CONVERTER (RTZ ACCUMULATOR COUNT)

| ADC Gain ${ }^{(10), ~(13) ~}$ | G $_{\text {ADC }}$ | 100 | 188 | 270 <br> Counts/VI <br> ms m |
| :--- | :--- | :--- | :--- | :--- | :--- |

Notes
10. This parameter is guaranteed by design; however, it is not production tested.
11. $V_{D D}=5.0 \mathrm{~V}$.
12. Capacitance not measured. This parameter is guaranteed by design; however, it is not production tested.
13. Reference Figure 8, RTZ Accumulator (Typical)

## DYNAMIC ELECTRICAL CHARACTERISTICS

## Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}, \mathrm{GND}=0 \mathrm{~V}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

## POWER OUTPUT AND CLOCK TIMINGS

| SIN, COS Output Turn ON Delay Time (Time from Rising $\overline{\mathrm{CS}}$ Enabling Outputs to Steady State Coil Voltages and Currents) ${ }^{(14)}$ | $\mathrm{t}_{\mathrm{DLY}(\mathrm{ON})}$ | - | - | 1.0 | ms |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SIN, COS Output Turn OFF Delay Time (Time from Rising $\overline{\mathrm{CS}}$ Disables Outputs to Steady State Coil Voltages and Currents) ${ }^{(14)}$ | $\mathrm{t}_{\text {DLY (OFF) }}$ | - | - | 1.0 | ms |
| Uncalibrated Oscillator Cycle Time | $\mathrm{t}_{\text {cLu }}$ | 0.65 | 1.0 | 1.7 | $\mu \mathrm{s}$ |
| ```Calibrated Oscillator Cycle Time Cal Pulse = 8.0 \mus, PECCR D4 = Logic [0] Cal pulse = 8.0 \mus, PECCR D4 = Logic [1]``` | $\mathrm{t}_{\text {cLC }}$ | $\begin{aligned} & 1.0 \\ & 0.9 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.1 \end{aligned}$ | $\mu \mathrm{S}$ |
| Maximum Pointer Speed ${ }^{(15)}$ | $V_{\text {MAX }}$ | - | - | 400 | \% |
| Maximum Pointer Acceleration ${ }^{(15)}$ | $\mathrm{A}_{\text {MAX }}$ | - | - | 4500 | ${ }^{\circ} \mathrm{s}^{2}$ |

## SPI INTERFACE TIMING ${ }^{(16)}$

| Recommended Frequency of SPI Operation | $\mathrm{f}_{\text {SPI }}$ | - | 1.0 | 3.0 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge of $\overline{\mathrm{CS}}$ to Rising Edge of SCLK (Required Setup Time) ${ }^{(17)}$ | $t_{\text {LEAD }}$ | - | 50 | 167 | ns |
| Falling Edge of SCLK to Rising Edge of $\overline{\mathrm{CS}}$ (Required Setup Time) ${ }^{(17)}$ | tLAG | - | 50 | 167 | ns |
| SI to Falling Edge of SCLK (Required Setup Time) ${ }^{(17)}$ | $t_{\text {sISU }}$ | - | 25 | 83 | ns |
| Required High State Duration of SCLK (Required Setup Time) ${ }^{(17)}$ | twSCLKH | - | - | 167 | ns |
| Required Low State Duration of SCLK (Required Setup Time) ${ }^{(17)}$ | $t_{\text {Wsclekl }}$ | - | - | 167 | ns |
| Falling Edge of SCLK to SI (Required Hold Time) ${ }^{(17)}$ | $\mathrm{t}_{\text {SI (HOLD) }}$ | - | 25 | 83 | ns |
| SO Rise Time $C_{L}=200 \mathrm{pF}$ | $\mathrm{t}_{\text {RSO }}$ | - | 25 | 50 | ns |
| SO Fall Time $C_{L}=200 \mathrm{pF}$ | $\mathrm{t}_{\text {FSO }}$ | - | 25 | 50 | ns |
| SI, $\overline{\mathrm{CS}}, \mathrm{SCLK}$, Incoming Signal Rise Time ${ }^{(18)}$ | $\mathrm{t}_{\text {RSI }}$ | - | - | 50 | ns |
| SI, $\overline{\mathrm{CS}}, \mathrm{SCLK}$, Incoming Signal Fall Time ${ }^{(18)}$ | $\mathrm{t}_{\text {FSI }}$ | - | - | 50 | ns |
| Falling Edge of $\overline{\mathrm{RST}}$ to Rising Edge of $\overline{\mathrm{RST}}$ (Required Setup Time) ${ }^{(17)}$ | $\mathrm{t}_{\mathrm{W}} \overline{\text { RST }}$ | - | - | 3.0 | $\mu \mathrm{s}$ |
| Rising Edge of $\overline{\overline{C S}}$ to Falling Edge of $\overline{\mathrm{CS}}$ (Required Setup Time) ${ }^{(17), ~(19)}$ | $\mathrm{t}_{\mathrm{CS}}$ | - | - | 5.0 | $\mu \mathrm{S}$ |
| Rising Edge of $\overline{\overline{R S T}}$ to Falling Edge of $\overline{\overline{C S}}$ (Required Setup Time) ${ }^{(17)}$ | $t_{\text {EN }}$ | - | - | 5.0 | $\mu \mathrm{s}$ |

## Notes

14. Maximum specified time for the 33970 is the minimum guaranteed time needed from the microcontroller.
15. The minimum and maximum value will vary proportionally to the internal clock tolerance. These numbers are based on an ideally calibrated clock frequency of 1.0 MHz . These are not 100 percent tested.
16. The device shall meet all SPI interface timing requirements specified in the SPI Interface Timing section of this table, over the temperature range specified. Digital interface timing is based on a symmetrical 50 percent duty cycle SCLK Clock Period of 333 ns . The device shall be fully functional for slower clock speeds. See Figure 4 and $\underline{5}$.
17. The maximum setup time specified for the 33970 is the minimum time needed from the microcontroller to guarantee correct operation.
18. Rise and Fall time of incoming SI, $\overline{\mathrm{CS}}$, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
19. The value is for a 1.0 MHz calibrated internal clock. The value will change proportionally as the internal clock frequency changes

## Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}, \mathrm{GND}=0 \mathrm{~V}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Time from Falling Edge of $\overline{\mathrm{CS}}$ to SO Low Impedance ${ }^{(20)}$ | $\mathrm{t}_{\text {SO(EN) }}$ | - | - | 145 | ns |
| Time from Rising Edge of $\overline{\mathrm{CS}}$ to SO High Impedance ${ }^{(21)}$ | ${ }^{\text {tSO}}$ (DIS) | - | 1.3 | 4.0 | $\mu \mathrm{s}$ |
| Time from Rising Edge of SCLK to SO Data Valid ${ }^{(22)}$ $0.2 \mathrm{~V}_{\mathrm{DD}} \leq \mathrm{SO} \geq 0.8 \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ | tVALID | - | 65 | 105 | ns |

Notes
20. Time required for output status data to be terminated at $\mathrm{SO} .1 .0 \mathrm{k} \Omega$ load on SO
21. Time required for output status data to be available for use at $\mathrm{SO} .1 .0 \mathrm{k} \Omega$ load on SO .
22. Time required to obtain valid data out from SO following the rise of SCLK.


Figure 4. Input Timing Switching Characteristics


Figure 5. Valid Data Delay Time and Valid Time Waveforms

## FUNCTIONAL DESCRIPTION

## INTRODUCTION

This 33970 is a single-packaged, Serial Peripheral Interface (SPI) controlled, dual step motor gauge driver integrated circuit (IC). This monolithic IC consists of four dual output H-Bridge coil drivers and the associated control logic. Each pair of H -Bridge drivers is used to automatically control the speed, direction, and magnitude of current through the two coils of a two-phase instrumentation step motor, similar to an MMT-licensed AFIC 6405.

The 33970 is ideal for use in automotive instrumentation systems requiring distributed and flexible step motor gauge driving. The device also eases the transition to step motors from air core motors by emulating the air core pointer movement with little additional processor bandwidth utilization.

## FUNCTIONAL PIN DESCRIPTION

## H-Bridge Outputs 0 (COSO+, COSO-, SINO+, SINO-)

Each pin is the output pin of a half bridge, designed to source or sink current. The H-Bridge pins linearly drive the sine and cosine coils of two separate step motors to provide four-quadrant operation.

## GROUND (GND)

These pins serve as the ground for the source of the lowside output transistors as well as the logic portion of the device. They also help dissipate heat from the device.

## CHIP SELECT ( $\overline{\mathbf{C S}})$

The $\overline{\mathrm{CS}}$ pin enables communication with the master device. When this pin is in a logic [0] state, the 33970 is capable of transferring information to, and receiving information from, the master. The 33970 latches data in from the Input Shift registers to the addressed registers on the rising edge of $\overline{\mathrm{CS}}$. The output driver on the SO pin is enabled when $\overline{C S}$ is logic [ 0$]$. When $\overline{\mathrm{CS}}$ is logic high, signals at the SCLK and SI pins are ignored and the SO pin is tri-stated (high impedance). $\overline{\mathrm{CS}}$ will only be transitioned from a logic [1] state to a logic [0] state when SCLK is a logic [0]. $\overline{\mathrm{CS}}$ has an internal pull-up (lup) connected to the pin, as specified in the section of the Static Electrical Characteristics table entitled CONTROL I/O, which is found on page $\underline{6}$.

## SERIAL CLOCK (SCLK)

SCLK clocks the Internal Shift registers of the 33970 device. The Serial Input (SI) pin accepts data into the Input Shift register on the falling edge of the SCLK signal, while the Serial Output pin (SO) shifts data information out of the SO Line Driver on the rising edge of the SCLK signal. It is important that the SCLK pin be in a logic [0] state whenever the $\overline{\mathrm{CS}}$ makes any transition. SCLK has an internal pull down ( $l_{\text {DWN }}$ ), as specified in the section of the Static Electrical Characteristics table entitled CONTROL I/O, which is found on page $\underline{6}$. When $\overline{\mathrm{CS}}$ is logic [1], signals at the SCLK and SI pins are ignored and SO is tri-stated (high impedance). Refer to the data transfer timing diagrams in Figure 6 and Figure 7 on page 12.

## SERIAL OUTPUT (SO)

The SO data pin is a tri-stateable output from the Shift register. The Status register bits are the first 16 bits shifted out. Those bits are followed by the message bits clocked in FIFO, when the device is in a daisy chain connection or being sent words that are multiples of 16 bits. Data is shifted on the rising edge of the SCLK signal. The SO pin will remain in a high impedance state until the $\overline{\mathrm{CS}}$ pin is put into a logic low state.

## SERIAL INPUT (SI)

The SI pin is the input of the Serial Peripheral Interface (SPI). Serial Input (SI) information is read on the falling edge of SCLK. A 16-bit stream of serial data is required on the SI pin, beginning with the most significant bit (MSB). Messages that are not multiples of 16 bits (e.g., daisy chained device messages) are ignored. After transmitting a 16-bit word, the $\overline{\mathrm{CS}}$ pin must be de-asserted (logic [1]) before transmitting a new word. Sl information is ignored when $\overline{\mathrm{CS}}$ is in a logic high state.

## Multiplexed Output (RTZ)

This is a multiplexed output pin, for the non-driven coil, during a Return to Zero (RTZ) event.

## Voltage (VDD)

This SPI and logic power supply input will work with 5.0 V supplies.

## RESET (RST)

If the master decides to reset the device, or place it into a sleep state, the RST pin is driven to a logic [0]. A logic [0] on the RST pin will force all internal logic to the known default state. This input has an internal active pull-up.

## BATTERY VOLTAGE (VPWR)

Power supply.

## H-BRIDGE OUTPUTS 1 (SIN1-, SIN1+, COS1-, COS1+)

Each of this pins is the output pin of a half bridge, designed to source or sink current. The H -Bridge pins linearly drive the
sine and cosine coils of two separate step motors to provide four-quadrant operation.

## FUNCTIONAL DEVICE OPERATION

## OPERATIONAL MODES

## SPI PROTOCOL DESCRIPTION

The SPI interface has a full-duplex, three-wire synchronous, 16 -bit serial synchronous interface data transfer and four I/O lines associated with it: Chip Select ( $\overline{\mathrm{CS}}$ ), Serial Clock (SCLK), Serial Input (SI), and Serial Output
(SO). The SI/SO pins of the 33970 follow a first in/first out (D15/D0) protocol with both input and output words transferring the most significant bit first. All inputs are compatible with 5.0 V CMOS logic levels.

## LOGIC COMMANDS AND REGISTERS

This section provides a description of the 33970 SPI behavior. To follow the explanations below, refer to Table 5 and to the timing diagrams shown in Figure 6 and Figure 7.

## Table 5. Data Transfer Timing

| Pin | Description |
| :---: | :--- |
| $\overline{\mathrm{CS}}(1-$ to-0 $)$ | SO pin is enabled. |
| $\overline{\mathrm{CS}}(0-$-to-1 $)$ | 33970 configuration and desired output states are transferred and executed according to the data in <br> the Shift registers. |
| SO | Will change state on the rising edge of the SCLK pin signal. |
| SI | Will accept data on the falling edge of the SCLK pin signal. |



Note SO is tri-stated when $\overline{\mathrm{CS}}$ is logic [1].
Figure 6. Single 16-Bit Word SPI Communication


Notes 1. SO is tri-stated when $\overline{\mathrm{CS}}$ is logic [1].
2. D15, D14, D13, ..., and D0 refer to the first 16 bits of data into the 33970 .
3. D15*, D14*, D13*, ..., and D0* refer to the most recent entry of program data into the 33970.
4. OD15, OD14, OD13, ..., and OD0 refer to the first 16 bits of fault and status data out of the 33970 .

Figure 7. Multiple 16-Bit Word SPI Communication

## DATA INPUT

The Input Shift register captures data at the falling edge of the SCLK clock. The SCLK clock pulses exactly 16 times only inside the transmission windows ( $\overline{\mathrm{CS}}$ in a logic [0] state). By the time the $\overline{\mathrm{CS}}$ signal goes to logic [1] again, the contents of the Input Shift register are transferred to the appropriate internal register, to the address contained in bits 15:13. The minimum time $\overline{\mathrm{CS}}$ should be kept high depends on the internal clock speed. That data is specified in the SPI INTERFACE TIMING section of the Static Electrical Characteristics, which is found on page $\mathbf{7}$. It must be long enough so the internal clock is able to capture the data from the Input Shift register and transfer it to the internal registers.

## DATA OUTPUT

At the first rising edge of the SCLK clock, with the $\overline{\mathrm{CS}}$ at logic [0], the contents of the selected Status Word register are transferred to the Output Shift register. The first 16 bits clocked out are the status bits. If data continues to clock in before the $\overline{\mathrm{CS}}$ transitions to a logic [1], the device begins to shift out the data previously clocked in FIFO after the $\overline{\mathrm{CS}}$ first transitioned to logic [0].

## COMMUNICATION MEMORY MAPS AND REGISTER DESCRIPTIONS

The 33970 device is capable of interfacing directly with a microcontroller via the 16 -bit SPI protocol described and specified below. The device is controlled by the microprocessor and reports back status information via the SPI. This section provides a detailed description of all registers accessible via serial interface. The various registers control the behavior of this device.

A message is transmitted by the master beginning with the MSB (D15) and ending with the LSB (D0). Multiple messages can be transmitted in succession to accommodate those applications where daisy chaining is desirable, or to confirm transmitted data, as long as the messages are all multiples of 16 bits. Data is transferred through daisy-chained devices, as illustrated in Figure 7, page 12. If an attempt is made to latch in a message smaller than 16 bits wide, it is ignored.

The 33970 uses six registers to configure the device, control the state of the four H -bridge outputs, and determine the type of status information that is clocked back to the master. The registers are addressed via D15:D13 of the incoming SPI word (refer to Table 6).

## MODULE MEMORY MAP

Various registers of the 33970 SPI module are addressed by the three MSBs of the 16-bit word received serially. Functions to be controlled include:

- Individual gauge drive enabling
- Power-up/down
- Internal clock calibration
- Gauge pointer position and velocity
- Gauge pointer zeroing
- Air core motor movement emulation
- Status information

Status reporting includes:

- Individual gauge overtemperature condition
- Battery overvoltage
- Battery undervoltage
- Pointer zeroing status
- Internal clock status
- Confirmation of coil output changes that should result in pointer movement
- Real time pointer position information
- Real time pointer velocity step information
- Pointer movement direction
- Command pointer position status
- RTZ accumulator value

Table 6 provides the registers available to control the above functions.

Table 6. Module Memory Map

| Address <br> [15:13] | Register | Name | See Page |
| :---: | :---: | :---: | :---: |
| 000 | Power, Enable, Calibration, <br> and Configuration Register | PECCR | Page 13 |
| 001 | Maximum Velocity Register | VELR | Page 15 |
| 010 | Gauge 0 Position Register | POS0R | Page 15 |
| 011 | Gauge 1 Position Register | POS1R | Page 15 |
| 100 | Gauge Return to 0 Register | RTZR | Page 16 |
| 101 | Gauge Return to 0 <br> Configuration Register | RTZCR | Page 17 |
| 110 | Not Used | - | - |
| 111 | Reserved for Test | - | - |

## REGISTER DESCRIPTIONS

The following section describes the registers, their addresses, and their impact on device operation.

## Address 000 -Power, Enable, Calibration, and Configuration Register (PECCR)

The Power, Enable, Calibration, and Configuration Register is illustrated in Table 7, page 14. A write to the 33970 using this register allows the master to
(1) independently enable or disable the output drivers of the two-gauge controllers, (2) calibrate the internal clock,
(3) disable the air core emulation, (4) select the direction of the pointer movement during pointer positioning and zeroing, (5) configure the device for the desired status information to be clocked out into the SO pin, or (6) send a null command for the purpose of reading the status bits. This register is also used to place the 33970 into a low current consumption mode.

Each of the gauge drivers can be enabled by writing a logic [1] to their assigned address bits, PE0 and PE1 respectively. This feature could be used to disable a driver if
it is failing or is not being used. The device can be placed into a standby current mode by writing a logic [0] to both PE0 and PE1. During this state, most current consuming circuits are biased off. When in the Standby mode, the internal clock will remain ON.

The internal state machine utilizes a ROM table of step times defining the duration that the motor will spend at each microstep as it accelerates or decelerates to a commanded position. The accuracy of the acceleration and velocity of the motor is directly related to the accuracy of the internal clock. Although the accuracy of the internal clock is temperature independent, the non-calibrated tolerance is $+70 \%$ to $-35 \%$. The 33970 was designed with a feature allowing the internal clock to be software calibrated to a tighter tolerance of $\pm 10 \%$, using the $\overline{\mathrm{CS}}$ pin and a reference time pulse provided by the microcontroller.

Calibration of the internal clock is initiated by writing a logic [1] to PE3. The calibration pulse, which must be $8.0 \mu \mathrm{~s}$ for an internal clock speed of 1.0 MHz , will be sent on the $\overline{\mathrm{CS}}$ pin immediately after the SPI word is sent. No other SPI lines will be toggled. A clock calibration will be allowed only if the gauges are disabled or the pointers are not moving, as indicated by status bits MOV0 and MOV1. Additional details are provided in the INTERNAL CLOCK CALIBRATION section, beginning on page $\underline{26}$.

Some applications may require a guaranteed maximum pointer velocity and acceleration. Guaranteeing these maximums requires that the nominal internal clock frequency fall below 1.0 MHz . The frequency range of the calibrated clock will always be below 1.0 MHz if bit PE4 is logic [0] when initiating a calibration command, followed by an $8.0 \mu \mathrm{~s}$ reference pulse. The frequency will be centered at 1.0 MHz if bit PE4 is logic [1].

Some applications may require a slower calibrated clock due to a lower motor gear reduction ratio. Writing a logic [1] to bit PE2 will slow the internal oscillator by one-third. Slowing the clock accommodates a longer calibration pulse without overrunning the internal counter-a condition designed to generate a CAL fault indication. For example, calibration for
a clock frequency of 667 kHz would require a calibration pulse of $12 \mu \mathrm{~s}$. Unless the internal oscillator is slowed by writing PE2 to logic [1], a $12 \mu$ s calibration pulse may overrun the counter and generate a CAL fault indication.

Some applications may require faster pointer positioning than is provided with the air core motor emulation feature. This feature is enabled with the device that is in the default mode. Writing logic [1] to bit PE5 will disable the air core emulation and provide a constant acceleration and deceleration at the maximum rate.

Bit D6 is logic [0] during a PECCR commands.
The default Pointer Position $0($ PE7 $=0)$ will be the farthest counter-clockwise position. A logic [1] written to bit PE7 will change the location of the position 0 , for the Gauge selected by bit PE8, to the farthest clockwise position. A change in position 0 of only one, or both, of the two coils can be accomplished by using bits PE8 and PE7. Performing an RTZ will always move the pointer to position 0 . Exercise care when writing to PECCR bits PE8 and PE7 in order to prevent accidental changes of the position 0 locations.

Bits PE11:PE8 determine the content of the bits clocked out of the SO pin. When bit PE11 is at logic [0], the clocked out bits will provide device status. If a logic [1] is written to bit PE11, the bits clocked out of the SO pin, depending upon the state of bits PE10:PE8, provides either:

- Accumulator information and detection status during the RTZ (PE10 logic [0])
- Real time pointer position location at the time $\overline{\mathrm{CS}}$ goes low (PE10 logic [1] and PE9 logic [0]), or
- The real time step position of the pointer as described in the velocity Table 21, page $\underline{24}$ (PE10, PE9, and PE8 logic [1]).
Additional details are provided in the SO Communication section beginning on page 18.

If bit PE12 is logic [1] during a PECCR command, the state of PE11:PE0 is ignored. This is referred to as the null command and can be used to read device status without affecting device operation.

Table 7. Power, Enable, Calibration, and Configuration Register (PECCR)

| Address 000 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Write | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | 0 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |

The bits in Table 7 are write-only.
PE12 (D12)—Null Command for Status Read

- 0 = Disable
- 1 = Enable

PE11 (D11)—Status Select bit. This bit selects the information clocked out of the SO pin.

- $0=$ Device Status (the logic states of PE10, PE9, and PE8 don't cares)
- 1 = RTZ Accumulator Value, Gauge 0 or 1 Pointer position, or Gauge 0 and 1 Velocity ramp position (depending upon the logic states of PE10, PE9, and PE8)
PE10 (D10)—RTZ Accumulator or Pointer Status Select bit. This bit is recognized only when PE11 = 1 .
- $0=$ RTZ Accumulator Value and status
- 1 = Pointer Position or Speed

PE9 (D9)—Pointer Position or Pointer Speed Select bit. This bit is recognized only if PE11 and PE10 $=1$.

- $0=$ Gauge 0 or Gauge 1 Pointer Position
- 1 = Gauge 0 and Gauge 1 Pointer Speed

PE8 (D8)—Pointer Position Gauge Select bit. Also the Position 0 of the selected gauge is determined by the PE7 selection. This bit is recognized only if PE11 and PE10 $=1$ and PE9 $=0$.

- $0=$ Gauge 0 position
- 1 = Gauge 1 position

PE7 (D7)—Position 0 Location Select bit. This bit determines the Position 0 of the gauge selected by PE8. RTZ direction will always be to the position 0 .

- $0=$ Position 0 is the most CCW (counterclockwise) position
- 1 = Position 0 is the most CW (clockwise) position

PE6 (D6) - This bit must be transmitted as logic [0] for valid PECCR commands.

PE5 (D5)—Air Core Motor Emulation bit. This bit is enabled or disabled (acceleration and deceleration is constant if disabled).

- 0 = Enable
- 1 = Disable

PE4 (D4)—Clock Calibration Frequency Selector

- $0=$ Maximum $\mathrm{f}=1.0 \mathrm{MHz}$ (for $8.0 \mu$ s calibration pulse)
- $1=$ Nominal $\mathrm{f}=1.0 \mathrm{MHz}$ (for $8.0 \mu \mathrm{~s}$ calibration pulse)

PE3 (D3)—Clock Calibration Enable bit. This bit enables or disables the clock calibration.

- $0=$ Disable
- 1 = Enable

PE2 (D2)—Oscillator Adjustment

- $0=t_{C L U}$
- $1=0.66 \times \mathrm{t}_{\mathrm{CLU}}$

PE1 (D1)—Gauge 1 Enable bit. This bit enables or disables the output driver of Gauge 1.

- $0=$ Disable
- 1 = Enable

PEO (DO)—Gauge 0 Enable bit. This bit enables or disables the output driver of Gauge 0.

- $0=$ Disable
- 1 = Enable


## Address 001—Maximum Velocity Register (VELR)

The Gauge Maximum Velocity Register is used to set a maximum velocity for each gauge (refer to Table 8). Bits V 7 : V0 contain a position value from 1-225 that is representative of the velocity position value described in Table 21, page 24. The table value becomes the maximum velocity until it is changed to another value. If a maximum value is chosen greater than the maximum velocity in the acceleration table, the maximum table value becomes the maximum velocity. If the motor is turning at a speed greater than the new maximum, the motor immediately moves down the velocity ramp until the speed falls equal to or below it. Velocity for each motor can be changed simultaneously or independently by writing V8 and/or V9 to a logic [1]. Bits $\mathrm{V} 12: \mathrm{V} 10$ must be at logic [0] for valid VELR commands.

Table 8. Maximum Velocity Register (VELR)

| Address 001 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Write | 0 | 0 | 0 | V9 | V8 | V7 | V6 | V5 | V4 | V3 | V2 | V1 | Vo |

The bits in Table 8 are write-only.
V12:V10 (D12:D10)—These bits must be transmitted as logic [0] for valid VELR commands

V9 (D9) - Gauge 1 Velocity. Specifies whether the maximum velocity determined in the V7: V0 field will apply to Gauge 1.

- $0=$ Velocity does not apply to Gauge 1
- 1 = Velocity applies to Gauge 1

V8 (D8) - Gauge 0 Velocity. Specifies whether the maximum velocity specified in the V7: V0 field will apply to Gauge 0.

- $0=$ Velocity does not apply to Gauge 0
- 1 = Velocity applies to Gauge 0

V7:V0 (D7:D0)—Maximum Velocity. Specifies the maximum velocity position from Table 21. This velocity will remain the maximum of the intended gauge until changed by command. Velocities can range from position 1 (00000001) to position 225 (11111111).

## Addresses 010 and 011-Gauge 0/1 Position Registers (POS0R, POS1R)

Gauge 0 Position Register (SI Addresses 010) bits P011:P00 are written to when communicating the desired pointer positions, and Gauge 1 Position Register (SI Address 011) bits P111:P10 are written to when communicating the desired pointer positions. Commanded positions can range from 0 to 4095 . The D12 bit must be at logic [0] for valid POS0R and POS1R commands.

Table 9. Gauge 0 Position Register (POSOR)

| Address 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Write | 0 | P011 | P010 | P09 | P08 | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |

The bits in Table 9 are write-only.
P012 (D12) - This bit must be transmitted as logic [0] for valid commands.

Table 10. Gauge 1 Position Register (POS1R)

| Address 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Write | 0 | P111 | P110 | P19 | P18 | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |

The bits in Table 10 are write-only.
P1 12 (D12)—This bit must be transmitted as logic [0] for valid commands.

P1 11:P1 0 (D11:D0)—Desired pointer position of Gauge 1. Pointer positions can range from 0 (000000000000) to position 4095 (111111111111). For a step motor requiring 12 microsteps per degree of pointer movement, the maximum pointer sweep is $341.25^{\circ}$ (4095 $\div 12$ ).

## Address 100-Gauge Return to Zero Register (RTZR)

Gauge Return to Zero Register (RTZR) (refer to Table 11) is written to return the gauge pointers to the zero position. During an RTZ event, the pointer is returned to zero using full steps, where only one coil is driven at any point in time. The back electromotive force (EMF) signal present on the non-

P011:P00 (D11:D0)—Desired pointer position of Gauge 0. Pointer positions can range from 0 (000000000000) to position 4095 (111111111111). For a step motor requiring 12 microsteps per degree of pointer movement, the maximum pointer sweep is $341.25^{\circ}$.
driven coil is integrated and its results are stored in an accumulator.

A logic [1] written to bit RZ1 enables a Return to Zero for Gauge 0 if RZO is logic [0], and Gauge 1 if RZO is logic [1], respectively. Similarly, a logic [0] written to bit RZ1 disables a Return to Zero for Gauge 0 when RZO is logic [0], and Gauge 1 when RZO is logic [1], respectively.
Bits D12:D5 and D3:D2 must be at logic [0] for valid RTZR commands.

Bit RZ4 is used to enable an unconditional RTZ event. A logic [0] results in a typical RTZ event, automatically providing a Stop when a stall condition is detected. A logic [1] will result in RTZ movement, causing a Stop if a logic [0] is written to bit RZO. This feature is useful during development and characterization of RTZ requirements.

Table 11. Return to Zero Register (RTZR)

| Address 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Write | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RZ4 | 0 | RZ2 | RZ1 | RZO |

The register bits in Table 11 are write-only.
RZ12:RZ5 (D12:D5)—These bits must be transmitted as logic [0] for valid commands.

RZ4 (D4)-This bit is used to enable an unconditional RTZ event.

- $0=$ Automatic Return to Zero
- 1 = Unconditional Return to Zero

RZ3 (D3)-This bit must be transmitted as logic [0] for valid commands.

RZ2 (D2)—Return to Zero Direction bit. This bit is used to properly sequence the integrator, depending upon the desired zeroing direction.

- $0=$ Return to Zero will occur in the CCW direction (PE7 = 0)
- 1 = Return to Zero will occur in the CW direction (PE7 = 1)

RZ1 (D1)—Return to Zero Direction. This bit commands the selected gauge to return the pointer to zero position.

- $0=$ Return to Zero Disabled
- 1 = Return to Zero Enabled

RZ0 (D0)—Gauge Select: Gauge 0/Gauge 1. This bit selects the gauge to be commanded.

- $0=$ Selects Gauge 0
- 1 = Selects Gauge 1


## Address 101—Gauge Return to Zero Configuration Register

Gauge Return to Zero Configuration Register (RTZCR) is used to configure the Return to Zero Event (refer to Table 12). It is written to modify the step time, or rate; at which the pointer moves during an RTZ event. Also, the integration blanking time, which is the time immediately following the transition of a coil from a driven state to an open state in the RTZ mode, is adjustable with this command. Finally, this command is used to adjust the threshold of the RTZ integration register.

The values used for this register should be selected during development to optimize the RTZ for each application. Selecting an RTZ step rate resulting in consistently successful zero detections depends on a clear understanding of the motor characteristics. Specifically, resonant frequencies exist due to the interaction between the motor and the pointer. This command allows movement of the RTZ pointer speed away from these frequencies. Also, some motors require a significant amount of time for the pointer to settle to a steady state position when moving from one full step position to the next. Consistent and accurate integration values require the pointer be stationary at the end of the full step time.

Bits RC3:RC0, RC12:RC11, and RC4 determine the time spent at each full step during an RTZ event. Bits RC3:RC0 are used to select a $\Delta$ t ranging from 0 ms (0000) to 61.44 ms (1111) in increments of 4.096 ms (refer to Table 13). The $\Delta \mathrm{t}$ is multiplied by the factor M , which is defined by bits RC12:RC11. The product is then added to the blanking time, selected using bit RC4, to generate the full step time. The multiplier selected with RC12:RC11 will be 1 (00), 2 (01), or 4 (10) as illustrated in the equations below. Note that the RC12:RC11 value of 8 (11) is not recommended for use in a product design application, because of the potential for an RTZ accumulator internal overflow, due to the long time step. The blanking time is either $512 \mu \mathrm{~s}$ when RC 4 is logic [ 0 ], or
$768 \mu \mathrm{~s}$ when it is logic [1].The full step time is generated using the following equations:
When D3:D0 (RC3:RC0) $=0000$
Full Step $(t)=\Delta t \times M+$ blanking $(t)(1)$
When D3:D0 $(R C 3: R C 0)=0000$
Full Step $(\mathrm{t})=$ blanking $(\mathrm{t})+2.048 \mathrm{~ms}(2)$
Note In equation (2), a 2.048 ms offset is added to the full step time when the RC:3:RC0 $=0000$. The full step time default value after a logic reset is 12.80 ms
$(R C 12: R C 11=00, R C 4=0$, and RC3:RC0 $=0011$ ).
If there are two full steps per degree of pointer movement, the pointer speed is $1 /($ FullStep $\times 2$ ) deg/s.

Detecting pointer movement is accomplished by integrating the EMF present in the non-driven coil during the RTZ event. The integration circuitry is implemented using a Sigma-Delta converter resulting in the placement of a value in the 15 -bit RTZ accumulator at the end of each full step. The value in the RTZ accumulator represents the change in flux and is compared to a threshold. Values above the threshold indicate a pointer is moving. Values below the threshold indicate a stalled pointer, thereby resulting in the cessation of the RTZ event.

The RTZ accumulator bits are signed and represented in two's complement. After a full step of integration, a sign bit of 0 is the indicator of an accumulator exceeding the decision threshold of 0 , and the pointer is assumed to still be moving. Similarly, if the sign bit is logic [1] after a full step of integration, the accumulator value is negative and the pointer is assumed to be stopped. The integrator and accumulator are initialized after each full step. If the PECCR command is written to clock out the RTZ accumulator values via the SO, the OD14 bit corresponds to the sign bit of the RTZ accumulator.

Accurate pointer stall detection depends on a correctly preloaded accumulator for specific gauge, pointer, and full step combinations. Bits RC10:RC5 are used to offset the initial RTZ accumulator value, properly detecting a stalled motor. The initial accumulator value at the start of a full step of integration is negative. If the accumulator was correctly preloaded, a free-moving pointer will result in a positive value at the end of the integration time, and a stalled pointer will result in a negative value. The preloaded values associated with each combination of bits RC10:RC5 are illustrated in Table 14. The accumulator should be loaded with a value resulting in an accumulator MSB to a logic [1] when the motor is stalled. For the default mode, after a power-up or any reset, the 33970 device sets the accumulator value to -1 .

Table 12. RTZCR SI Register Assignment

| Address 101 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Write | RC12 | RC11 | RC10 | RC9 | RC8 | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 |

The bits in Table 12 are write-only.
RC12:RC11 (D12:D11) — These bits, along with RC3:RC0 (D3:D0) and RC4 (D4), determine the full step time and, therefore, the rate at which the pointer will move during an RTZ event. The values of D12:D11 determine the multiplier $(M)$ is used in equation (1) (refer to page 17).

RC12:RC11 = M

- $00=1$
- $01=2$
- $10=4$
- 11 = 8 (Not to be used for design)

RC10:RC5 (D10:D5) -These bits determine the value preloaded into the RTZ integration accumulator to adjust the detection threshold. Values range from -1 (00000000) to 1099 (11111111) as shown in Table 14.

RC4 (D4)—This bit determines the RTZ blanking time (blanking (t)).

- $0=512 \mu \mathrm{~s}$
- $1=768 \mu \mathrm{~s}$

RC3:RC0 (D3:D0)—These bits, along with RC12:RC11 (D12:D11) and RC4 (D4), determine the time variables used to calculate the full step times with equations (1) or (2) illustrated above. RC3:RC0 determines the $\Delta t$ time. The $\Delta t$ values range from 0 (0000) to 61.440 ms (1111) and are shown in Table 13. The default $\Delta t$ is 0 (0011).

Note Equation (2) (refer to page 17) is only used to calculate the full step time if RC3:RC0 $=0000$. Use equation (1) for all other combinations of RC3:RC0.

Table 13. RTZCR Full Step Time

| RC3 | RC2 | RC1 | RC0 | $\Delta \mathbf{t}(\mathrm{ms})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 4.096 |
| 0 | 0 | 1 | 0 | 8.192 |
| 0 | 0 | 1 | 1 | 12.288 |
| 0 | 1 | 0 | 0 | 16.384 |
| 0 | 1 | 0 | 1 | 20.480 |
| 0 | 1 | 1 | 0 | 24.576 |
| 0 | 1 | 1 | 1 | 28.672 |
| 1 | 0 | 0 | 0 | 32.768 |
| 1 | 0 | 0 | 1 | 36.864 |
| 1 | 0 | 1 | 0 | 40.960 |
| 1 | 0 | 1 | 1 | 45.056 |
| 1 | 1 | 0 | 0 | 49.152 |
| 1 | 1 | 0 | 1 | 53.248 |
| 1 | 1 | 1 | 0 | 57.344 |
| 1 | 1 | 1 | 1 | 61.440 |

Table 14. RTZCR Accumulator Offset

| RC10 | RC9 | RC8 | RC7 | RC6 | RC5 | Preload Value <br> (PV) | Initial Accumulator <br> Value = (-16xPV) -1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | -1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | -17 |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 | -33 |
| 0 | 0 | 0 | 0 | 1 | 1 | 3 | -49 |
| 0 | 0 | 0 | 1 | 0 | 0 | 4 | -65 |
| . | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | . | . | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 1 | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | -1009 |

## SO Communication

When the $\overline{\mathrm{CS}}$ pin is pulled low, the internal status register, as configured with the PECCR command bits PE11:PE8, is loaded into the output register and the data is clocked out MSB (OD15) first. Following a $\overline{\mathrm{CS}}$ transition 0 to 1 , the device determines if the shifted-in message was of a valid length (a valid message length is one that is greater than 0 bits and a multiple of 16 bits), and if so, latches the incoming data into the appropriate registers.

At this time, the SO pin is tri-stated and the status register is now able to accept new status information. Fault status information will be latched and held until the Device Status Output register is selected and it is clocked out via the SO. If the message length was determined to be invalid, the fault information will not be cleared and will be transmitted again during the next valid SPI message. Pointer status information bits (e.g., pointer position, velocity, and commanded position status) will always reflect the real time state of the pointer.

Any bits clocked out of the SO pin after the first 16 are representative of the initial message bits clocked into the SI pin since the $\overline{C S}$ pin first transitioned to a logic [ 0 ]. This feature is useful for daisy-chaining devices as well as message verification.

As described above, the last valid write to bits PE11:PE8 of the PECCR command determines the nature of the status data that is clocked out of the SO pin.

There are five different types of status information available:

1. Device Status (refer to Table 15 below)
2. RTZ Accumulator Status (refer to Table 16, page 20)
3. Gauge 0 Pointer Position Status (refer to Table 17, page 21)
4. Gauge 1 Pointer Position Status (refer to Table 18, page 21)

Table 15. Device Status Output Register

| Bits | OD15 | OD14 | OD13 | OD12 | OD11 | OD10 | OD9 | OD8 | OD7 | OD6 | OD5 | OD4 | OD3 | OD2 | OD1 | OD0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | DIR1 | DIR0 | OPOS1 | OPOS0 | CMD1 | CMD0 | OV | UV | CAL | OVUV | MOV1 | MOV0 | RTZ1 | RTZ0 | OT1 | OT0 |
| Write | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |

The bits in Table 15 are read-only bits.
DIR1 (OD15)—This bit indicates the direction Gauge 1 pointer is moving.

- $0=$ Toward position 0
- 1 = Away from position 0

DIR0 (OD14)—This bit indicates the direction Gauge 0 pointer is moving.

- $0=$ Toward position 0
- 1 = Away from position 0

OPOS1 (OD13)—This bit indicates the configured Position 0 for Gauge 1.

- 0 = Farthest CCW
- 1 = Farthest CW

OPOS0 (OD12)—This bit indicates the configured Position 0 for Gauge 0.

- 0 = Farthest CCW
- 1 = Farthest CW

CMD1 (OD11)—This bit indicates whether Gauge 1 is at the most recently commanded position.

- $0=$ At commanded position
- $1=$ Not at commanded position

CMD0 (OD10)—This bit indicates whether Gauge 0 is at the most recently commanded position.

- $0=$ At commanded position
- $1=$ Not at commanded position

OV (OD9)—Overvoltage Indication. A logic [1] on this bit indicates $\mathrm{V}_{\text {PWR }}$ voltage exceeded the upper limit of $\mathrm{V}_{\text {PWROV }}$ since the last SPI communication (refer to the Static Electrical Characteristics table under POWER INPUT, page 5). An
overvoltage event will automatically disable the driver outputs. Because the pointer may not be in the expected position, the master may want to re-calibrate the pointer position with an RTZ command after the voltage returns to a normal level. For an overvoltage event, both gauges must be re-enabled as quickly as this flag returns to logic [0]. The state machine will continue to operate properly as long as $V_{D D}$ is within the normal range.

- $0=$ Normal range
- 1 = Battery voltage exceeded $\mathrm{V}_{\text {PWROV }}$

UV (OD8) —Undervoltage Indication. A logic 1] on this bit indicates the $\mathrm{V}_{\text {PWR }}$ voltage fell below $\mathrm{V}_{\text {PWRUV }}$ since the last SPI communication (refer to the Static Electrical Characteristics table under POWER INPUT, page $\underline{5}$ ). An undervoltage event is just flagged; however, at some voltage level below 4.0 V , the outputs turn OFF and the state machine resets. Because the pointer may not be in the expected position, the master may want to re-calibrate the pointer position with an RTZ command after the voltage returns to a normal level. For an undervoltage event, both gauges may need to be re-enabled as quickly as this flag returns to logic [0]. The state machine will continue to operate properly as long as $\mathrm{V}_{\mathrm{DD}}$ is within the normal range.

- $0=$ Normal range
- 1 = Battery voltage fell below $\mathrm{V}_{\text {PWRUV }}$

CAL (OD7)—Calibrated Clock out of Specification. A logic [1] on this bit indicates the clock count calibrated to a value outside the expected range given the tolerance specified by $\mathrm{t}_{\mathrm{CLC}}$ in the Dynamic Electrical Characteristics
table under POWER OUTPUT AND CLOCK TIMINGS, page $\underline{7}$.

- $0=$ Clock within spec
- 1 = Clock out of spec

OVUV (OD6) —Undervoltage or Overvoltage Indication. A logic [1] on this bit indicates the $\mathrm{V}_{\text {PWR }}$ voltage fell to a level below the $\mathrm{V}_{\text {PWRUV }}$ since the last SPI communication (refer to the Static Electrical Characteristics table under POWER INPUT, page 5 ). An undervoltage event is just flagged, while an overvoltage event automatically disables the drive outputs. Because the pointer may not be in the expected position, the master may want to re-calibrate the pointer with an RTZ command after the voltage returns to normal level. For an overvoltage event, both gauges must be re-enabled as soon as this flag returns to logic [0]. The state machine will continue to operate properly as long as $V_{D D}$ is within the normal range.

- $0=$ Normal range
- 1 = Battery voltage fell below $\mathrm{V}_{\text {PWRUV }}$ or exceeded $V_{\text {PWROV }}$
MOV1 (OD5) —This bit identifies Gauge 1 Movement since last SPI communication. A logic [1] on this bit indicates the Gauge 1 pointer position changed since the last SPI command. This information allows the master to confirm the pointer is moving as commanded.
- $0=$ Gauge 1 position has not changed since the last SPI command
- 1 = Gauge 1 pointer position has changed since the last SPI command
MOV0 (OD4)—Gauge 0 Movement Since last SPI
Communication. A logic [1] on this bit indicates the Gauge 0 pointer position has changed since the last SPI command. This information allows the master to confirm the pointer is moving as commanded.
- $0=$ Gauge 0 position has not changed since the last SPI command
- 1 = Gauge 0 pointer position has changed since the last SPI command
RTZ1 (OD3)—RTZ1 Is Enabled or Disabled. A logic [1] on this bit indicates Gauge 1 is in the process of returning to the zero position as requested with the RTZ command. This bit will continue to indicate a logic [1] until the SPI message following a detection of the zero position, or the RTZ feature is commanded OFF using the RTZ message.
- $0=$ Return to Zero disabled
- 1 = Return to Zero enabled successfully

RTZ0 (OD2) — RTZ0 Is Enabled or Disabled. A logic [1] on this bit indicates Gauge 0 is in the process of returning to the zero position as requested with the RTZ command. This bit continues to indicate a logic [1] until the SPI message following a detection of the zero position, or the RTZ feature is commanded OFF using the RTZ message.

- $0=$ Return to Zero disabled
- 1 = Return to Zero enabled successfully

OT1 (OD1)—Gauge 1 Junction Overtemperature. A logic [1] on this bit indicates that the coil drive circuitry dedicated to drive Gauge 1 has exceeded the maximum allowable junction temperature since the last SPI communication and that Gauge 1 has been disabled. It is recommended that the pointer be re-calibrated using the RTZ command after re-enabling the gauge using the PECCR command. This bit remains logic [1] until the gauge is enabled.

- $0=$ Temperature within range
- 1 = Gauge 1 maximum allowable junction temperature condition has been reached
OTO (ODO)—Gauge 0 Junction Overtemperature. A logic [1] on this bit indicates that the coil drive circuitry dedicated to drive Gauge 0 has exceeded the maximum allowable junction temperature since the last SPI communication and that Gauge 0 has been disabled. It is recommended that the pointer be re-calibrated using the RTZ command after re-enabling the gauge using the PECCR command. This bit remains logic [1] until the gauge is reenabled.
- $0=$ Temperature within range
- 1 = Gauge 0 maximum allowable junction temperature condition is reached


## RTZ Accumulator Status Information

Most recent valid PECCR command resulting in the RTZ Accumulator status output:

| D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: |
| 1 | 0 | $x$ | $x$ |

$x=$ Don't care.

Table 16. RTZ Accumulator Status Output Register

| Bits | OD15 | OD14 | OD13 | OD12 | OD11 | OD10 | OD9 | OD8 | OD7 | OD6 | OD5 | OD4 | OD3 | OD2 | OD1 | ODO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | RTZ | ACC14 | ACC13 | ACC12 | ACC11 | ACC10 | ACC9 | ACC8 | ACC7 | ACC6 | ACC5 | ACC4 | ACC3 | AC2C | ACC1 | ACC0 |
| Write | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |

The bits in Table 16 are read-only bits.
RTZ (OD15)—RTZ Bit Is Enabled or Disabled. A logic [1] on this bit indicates that the Gauge is in the process of returning to the zero position as requested with the RTZ
command. This bit will continue to indicate a logic [1] until the SPI message following a detection of the zero position, or the RTZ feature is commanded OFF using the RTZ message.

- $0=$ Return to Zero disabled
- 1 = Return to Zero enabled successfully

ACC14:ACC0 (OD14:OD0)—These 15 bits are from the RTZ accumulator. They represent the integrated signal present on the non-driven coil during an RTZ event. These bits are logic [ 0 ] after power-on reset, or after the $\overline{\text { RST }}$ pin transitions from logic [0] to [1]. After an RTZ event, they will represent the last RTZ accumulator result before the RTZ was stopped. ACC14 is the MSB and is the sign bit used for zero detection.


Figure 8. RTZ Accumulator (Typical)

The analog-to-digital converter's linear input range covers the expected magnitude of motor back e.m.f. signals, which is_usually less than 500 mV . Input signals greater than this will not cause any damage (the circuit is connected to the motor H -Bridge drivers, and thus is exposed to the full magnitude of the drive voltages), but may cause some small loss of linearity. A typical plot of output vs. input is shown in Figure 8 for 4 ms step times.

## Gauge 0 Pointer Position Status Information

Most recent valid PECCR command resulting in the Gauge 0 Pointer Position status output:

| D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 |

Table 17. Gauge 0 Pointer Position Status Output Register

| Bits | OD15 | OD14 | OD13 | OD12 | OD11 | OD10 | OD9 | OD8 | OD7 | OD6 | OD5 | OD4 | OD3 | OD2 | OD1 | OD0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | ENB0 | DIR0 | DIRC0 | CMD0 | POS11 | POS10 | POS9 | POS8 | POS7 | POS6 | POS5 | POS4 | POS3 | POS2 | POS1 | POS0 |
| Write | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |

The bits in Table 17 are read-only bits.
ENB0 (OD15)—This bit indicates whether Gauge 0 is enabled.

- $0=$ Disabled
- 1 = Enabled

DIR0 (OD14) - This bit indicates the direction Gauge 0 is moving.

- $0=$ Toward position 0
- 1 = Away from position 0

DIRC0 (OD13)—This bit is used to determine whether the direction of the most recent pointer movement is toward the last commanded position or away from it.

- $0=$ Direction of the pointer movement is toward the commanded position
- 1 = Direction of the pointer movement is away from the commanded position

CMD0 (OD12)—This bit indicates whether Gauge 0 is at the most recently commanded position.

- $0=$ At commanded position
- 1 = Not at commanded position

POS11:POS0 (OD11:OD0)—These 12 bits represent the actual position of the pointer at the time $\overline{\mathrm{CS}}$ transitions to a logic [0].

## Gauge 1 Pointer Position Status Information

Most recent valid PECCR command resulting in the Gauge 1 Pointer Velocity status output:

| D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 |

The bits in Table 18 are read-only bits.
ENB1 (OD15)-This bit indicates if Gauge 1 is enabled.

- $0=$ Disabled
- 1 = Enabled

DIR1 (OD14)—This bit indicates the direction Gauge 1 pointer is moving.

- $0=$ Toward position 0
- 1 = Away from position 0

DIRC1 (OD13)—This bit determines if the direction of the most recent pointer movement is toward, or away from, the last commanded position.

- $0=$ Direction of the pointer movement is toward the commanded position
- 1 = Direction of the pointer movement is away from the commanded position

CMD1 (OD12) - This bit indicates if Gauge 1 is at the most recently commanded position.

- $0=$ At commanded position
- 1 = Not at commanded position

POS11:POS0 (OD11:OD0)—These 12 bits represent the actual position of the pointer at the time $\overline{\mathrm{CS}}$ transitions to a logic [0].

## Gauge 0 and 1 Pointer Velocity Status Information

Most recent valid PECCR command resulting in the Gauge 0 and 1 Pointer Velocity status output:

| D11 | D10 | D9 | D8 |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | $x$ |

$x=$ Don't care.

Table 19. Gauge 0 and 1 Pointer Velocity Status Output Register

| Bits | OD15 | OD14 | OD13 | OD12 | OD11 | OD10 | OD9 | OD8 | OD7 | OD6 | OD5 | OD4 | OD3 | OD2 | OD1 | OD0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | 1 V 7 | 1 V 6 | 1 V 5 | 1 V 4 | 1 V 3 | 1 V 2 | 1 V 1 | 1 V 0 | 0V7 | 0V6 | 0V5 | 0V4 | 0V3 | 0V2 | 0V1 | 0V0 |
| Write | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |

The bits in Table 19 are read-only bits.
1V7:1V0 (OD15:OD8)—These eight bits represent the velocity position value (refer to Table 21, page 24) indicating the actual velocity of Gauge 1 pointer at the time $\overline{\mathrm{CS}}$ transitions to a logic [0].

0V7:0V0 (OD7:OD0)—These eight bits represent the velocity position value (refer to Table 21) indicating the actual velocity of Gauge 0 pointer at the time $\overline{\mathrm{CS}}$ transitions to a logic [0].

## STATE MACHINE OPERATION

The two-phase step motor has maximum allowable velocities and acceleration and deceleration. The purpose of the step motor state machine is to drive the motor with maximum performance while remaining within the motor's voltage, velocity, and acceleration constraints.

A requirement of the state machine is to ensure the deceleration phase begins at the correct time and pointer position. When commanded, the motor will accelerate constantly to the maximum velocity, then move toward the commanded position. Eventually, the pointer will reach the calculated location where the movement has to decelerate, slowing safely to a stop at the desired position. During the deceleration phase, the motor will not exceed the maximum deceleration.

During normal operation, both step motor rotors are microstepped with 24 steps per electrical revolution (see Figure 9). A complete electrical revolution results in two degrees of pointer movement. There is a second (smaller) state machine in the IC controlling these microsteps. This state machine receives clockwise or counter-clockwise index commands at intervals, stepping the motor in the appropriate direction by adjusting the current in each coil. Normalized values are provided in Table 20, page 23.


Figure 9. Clockwise Microsteps
Table 20. Coil Step Value

| Step | Angle | SINE Angle* | SINE Current <br> Flow | $8-$ Bit Value <br> (DEC) | $8-$-Bit Value <br> (HEX) | COS Angle* | COS Current <br> Flow | 8-Bit Value <br> (DEC) | $8-$-Bit Value <br> (HEX) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | + | 0 | 0 | 1 | + | 255 | FF |
| 1 | 15 | 0.259 | + | 66 | 42 | 0.965 | + | 247 | F7 |
| 2 | 30 | 0.5 | + | 128 | 80 | 0.866 | + | 222 | DE |
| 3 | 45 | 0.707 | + | 181 | B5 | 0.707 | + | 181 | B5 |
| 4 | 60 | 0.866 | + | 222 | DE | 0.5 | + | 128 | 80 |
| 5 | 75 | 0.966 | + | 247 | F7 | 0.259 | + | 66 | 42 |
| 6 | 90 | 1 | + | 255 | FF | 0 | + | 0 | 0 |
| 7 | 105 | 0.966 | + | 247 | F7 | -0.259 | - | 66 | 42 |
| 8 | 120 | 0.866 | + | 222 | DE | -0.5 | - | 128 | 80 |
| 9 | 135 | 0.707 | + | 181 | B5 | -0.707 | - | 181 | B5 |
| 10 | 150 | 0.5 | + | 128 | 80 | -0.866 | - | 222 | DE |
| 11 | 165 | 0.259 | + | 66 | 42 | -0.966 | - | 247 | F7 |
| 12 | 180 | 0 | + | 0 | 0 | -1 | - | 255 | FF |
| 13 | 195 | -0.259 | - | 66 | 42 | -0.966 | - | 247 | F7 |
| 14 | 210 | -0.5 | - | 128 | 80 | -0.867 | - | 222 | DE |
| 15 | 225 | -0.707 | - | 181 | B5 | -0.707 | - | 181 | B5 |
| 16 | 240 | -0.866 | - | 222 | DE | -0.5 | - | 128 | 80 |
| 17 | 255 | -0.966 | - | 247 | F7 | -0.259 | - | 66 | 42 |
| 18 | 270 | -1 | - | 255 | FF | 0 | + | 0 | 0 |
| 19 | 285 | -0.966 | - | 247 | F7 | 0.259 | + | 66 | 42 |
| 20 | 300 | -0.866 | - | 222 | DE | 0.5 | + | 128 | 80 |
| 21 | 315 | -0.707 | - | 181 | B5 | 0.707 | + | 181 | B5 |
| 22 | 330 | -0.5 | - | 128 | 80 | 0.866 | + | 222 | DE |
| 23 | 345 | -0.259 | - | 66 | 42 | 0.966 | + | 247 | F7 |

## Table 20. Coil Step Value

* Denotes normalized values.

The motor is stepped by providing index commands at intervals. The time between steps defines the motor velocity, and the changing time defines the motor acceleration.

The state machine uses a table to define the allowed time and also the maximum velocity. A useful side effect of the table is that it also allows the direct determination of the position at which the velocity should reduce to allow the motor to stop at the desired position.

The motor equations of motion are generated as follows. (The units of position are steps, and velocity and acceleration are in steps/second and steps/second ${ }^{2}$.)

From an initial position of 0 with an initial velocity ( $u$ ), the motor position (s) at a time ( $t$ ) is:

$$
s=u t+1 / 2 a t^{2}
$$

For unit steps, the time between steps is:

$$
\Rightarrow t=\frac{-u+\sqrt{u^{2}+2 a}}{a}
$$

This defines the time increment between steps when the motor is initially travelling at a velocity $u$. In the ROM, this time is quantized to multiples of the system clock by rounding upwards, ensuring acceleration never exceeds the allowed value. The actual velocity and acceleration is calculated from the time step actually used.

Using

$$
v^{2}=u^{2}+2 a s
$$

and

$$
v=u+a t
$$

and solving for $v$ in terms of $u$, $s$, and $t$ gives:

$$
v=2_{t} /-u
$$

The correct value of $t$ to use in this equation is the quantized value obtained above.

From these equations a set of recursive equations can be generated to give the allowed time step between motor indexes when the motor is accelerating from a stop to its maximum velocity.

Starting from a position $p$ of 0 and a velocity $v$ of 0 , these equations define the time interval between steps at each position. To drive the motor at maximum performance, index
commands are given to the motor at these intervals. A table is generated giving the time step $\Delta t$ at an index position $n$.

$$
\begin{gathered}
p_{0}=0 \\
v_{0}=0 \\
\Delta t_{n}=\left[\frac{-v_{n-1}+\sqrt{v_{n-1}^{2}+2 a}}{a}\right\rceil
\end{gathered}
$$

where $\rceil$ indicates rounding up.

$$
\begin{gathered}
v_{n}=2 / \Delta t_{n}-v_{n-1} \\
P_{\mathrm{n}}=n
\end{gathered}
$$

Note $P_{\mathrm{n}}=n$. This means on the $n$th step the motor has indexed by $n$ positions and has been accelerating steadily at the maximum allowed rate. This is critical because it also indicates the minimum distance the motor must travel while decelerating to a stop. For example, the stopping distance is also equal to the current value of $n$.

The algorithm of pointer movement can be summarized in two steps:

1. The pointer is at the previously commanded position and is not moving.
2. A command to move to a pointer position (other than the current position) has been received. Timed index pulses are sent to the motor driver at an everincreasing rate, according to the time steps in Table 21, until:
a. The maximum velocity (default or selected) is reached after which the step time intervals will no longer decrease; or,
b. The distance in steps that remain to travel are less than the current step time index value. The motor then decelerates by increasing the step times according to Table 21 until the commanded position is reached. The state machine controls the deceleration so that the pointer reaches the commanded position efficiently.
An example of the velocity table for a particular motor is provided in Table 21. This motor's maximum speed is 4800 microsteps/s (at 12 microsteps/degrees), and its maximum acceleration is 54000 microsteps $/ \mathrm{s}^{2}$. The table is quantized to a 1.0 MHz clock.

Table 21. Velocity Table

| Velocity <br> Position | Time Between <br> Steps $(\mu \mathbf{s})$ | Velocity <br> $(\mu$ Steps/s) |
| :---: | :---: | :---: |
| 0 | 0 | 0.00 |
| 1 | 27217 | 36.7 |


| Velocity <br> Position | Time Between <br> Steps $(\mu \mathbf{s})$ | Velocity <br> $(\mu$ Steps/s $)$ |
| :---: | :---: | :---: |
| 76 | 380 | 2631.6 |
| 77 | 377 | 2652.5 |


| Velocity <br> Position | Time Between <br> Steps $(\mu \mathbf{s})$ | Velocity <br> $(\mu$ Steps/s $)$ |
| :---: | :---: | :---: |
| 152 | 257 | 3891.1 |
| 153 | 256 | 3906.3 |

Table 21. Velocity Table (continued)

| Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity ( $\mu$ Steps/s) |
| :---: | :---: | :---: |
| 2 | 13607 | 73.5 |
| 3 | 11271 | 88.7 |
| 4 | 7970 | 125.5 |
| 5 | 5858 | 170.7 |
| 6 | 4564 | 219.1 |
| 7 | 3720 | 268.8 |
| 8 | 3132 | 319.3 |
| 9 | 2701 | 370.2 |
| 10 | 2373 | 421.4 |
| 11 | 2115 | 472.8 |
| 12 | 1908 | 524.1 |
| 13 | 1737 | 575.7 |
| 14 | 1594 | 627.4 |
| 15 | 1473 | 678.9 |
| 16 | 1369 | 730.5 |
| 17 | 1278 | 782.5 |
| 18 | 1199 | 834.0 |
| 19 | 1129 | 885.7 |
| 20 | 1066 | 938.1 |
| 21 | 1010 | 990.1 |
| 22 | 960 | 1041.7 |
| 23 | 916 | 1091.7 |
| 24 | 877 | 1140.3 |
| 25 | 842 | 1187.6 |
| 26 | 812 | 1231.5 |
| 27 | 784 | 1275.5 |
| 28 | 760 | 1315.8 |
| 29 | 737 | 1356.9 |
| 30 | 716 | 1396.6 |
| 31 | 697 | 1434.7 |
| 32 | 680 | 1470.6 |
| 33 | 663 | 1508.3 |
| 34 | 648 | 1543.2 |
| 35 | 634 | 1577.3 |
| 36 | 621 | 1610.3 |
| 37 | 608 | 1644.7 |
| 38 | 596 | 1677.9 |
| 39 | 585 | 1709.4 |
| 40 | 575 | 1739.1 |
| 41 | 565 | 1769.9 |


| Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity <br> ( $\mu$ Steps/s) |
| :---: | :---: | :---: |
| 78 | 374 | 2673.8 |
| 79 | 372 | 2688.2 |
| 80 | 369 | 2710.0 |
| 81 | 366 | 2732.2 |
| 82 | 364 | 2747.3 |
| 83 | 361 | 2770.1 |
| 84 | 358 | 2793.3 |
| 85 | 356 | 2809.0 |
| 86 | 354 | 2824.9 |
| 87 | 351 | 2849.0 |
| 88 | 349 | 2865.3 |
| 89 | 347 | 2881.8 |
| 90 | 344 | 2907.0 |
| 91 | 342 | 2924.0 |
| 92 | 340 | 2941.2 |
| 93 | 338 | 2958.6 |
| 94 | 336 | 2976.2 |
| 95 | 334 | 2994.0 |
| 96 | 332 | 3012.0 |
| 97 | 330 | 3030.3 |
| 98 | 328 | 3048.8 |
| 99 | 326 | 3067.5 |
| 100 | 324 | 3086.4 |
| 101 | 322 | 3105.6 |
| 102 | 321 | 3115.3 |
| 103 | 319 | 3134.8 |
| 104 | 317 | 3154.6 |
| 105 | 315 | 3174.6 |
| 106 | 314 | 3184.7 |
| 107 | 312 | 3205.1 |
| 108 | 310 | 3225.8 |
| 109 | 309 | 3236.2 |
| 110 | 307 | 3257.3 |
| 111 | 306 | 3268.0 |
| 112 | 304 | 3289.5 |
| 113 | 303 | 3300.3 |
| 114 | 301 | 3322.3 |
| 115 | 300 | 3333.3 |
| 116 | 298 | 3355.7 |
| 117 | 297 | 3367.0 |


| Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity <br> ( $\mu$ Steps/s) |
| :---: | :---: | :---: |
| 154 | 255 | 3921.6 |
| 155 | 254 | 3937.0 |
| 156 | 254 | 3937.0 |
| 157 | 253 | 3952.6 |
| 158 | 252 | 3968.3 |
| 159 | 251 | 3984.1 |
| 160 | 250 | 4000.0 |
| 161 | 249 | 4016.1 |
| 162 | 248 | 4032.3 |
| 163 | 248 | 4032.3 |
| 164 | 247 | 4048.6 |
| 165 | 246 | 4065.0 |
| 166 | 245 | 4081.6 |
| 167 | 244 | 4098.4 |
| 168 | 244 | 4098.4 |
| 169 | 243 | 4115.2 |
| 170 | 242 | 4132.2 |
| 171 | 241 | 4149.4 |
| 172 | 241 | 4149.4 |
| 173 | 240 | 4166.7 |
| 174 | 239 | 4184.1 |
| 175 | 238 | 4201.7 |
| 176 | 238 | 4201.7 |
| 177 | 237 | 4219.4 |
| 178 | 236 | 4237.3 |
| 179 | 235 | 4255.3 |
| 180 | 235 | 4255.3 |
| 181 | 234 | 4273.5 |
| 182 | 233 | 4291.8 |
| 183 | 233 | 4291.8 |
| 184 | 232 | 4310.3 |
| 185 | 231 | 4329.0 |
| 186 | 231 | 4329.0 |
| 187 | 230 | 4347.8 |
| 188 | 229 | 4366.8 |
| 189 | 229 | 4366.8 |
| 190 | 228 | 4386.0 |
| 191 | 227 | 4405.3 |
| 192 | 227 | 4405.3 |
| 193 | 226 | 4424.8 |


[^0]:    * This document contains certain information on a new product. Specifications and information herein are subject to change without notice.
    © Freescale Semiconductor, Inc., 2007. All rights reserved.

