## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Single Gauge Driver

The 33977 is a Serial Peripheral Interface (SPI) Controlled, stepper motor gauge driver Integrated Circuit (IC). This monolithic IC consists of a dual H -Bridge coil driver and its associated control logic. The HBridge drivers are used to automatically control the speed, direction, and magnitude of current through the coils of a two-phase instrumentation stepper motor, similar to an MMT-licensed AFIC 6405 of Switec MS-X156.xxx motor.

The 33977 is ideal for use in instrumentation systems requiring distributed and flexible stepper motor gauge driving. The device also eases the transition to stepper motors from air core motors by emulating the damped air core pointer movement.

## Features

- MMT-Licensed Two-Phase Stepper Motor Compatible
- Switec MS-X15.xxx Stepper Motor Compatible
- Minimal Processor Overhead Required
- Fully Integrated Pointer Movement and Position State Machine with Air Core Movement Emulation
- 4096 Possible Steady State Pointer Positions
- $340^{\circ}$ Maximum Pointer Sweep
- Maximum Acceleration of $4500^{\circ} / \mathrm{s}^{2}$
- Maximum Pointer Velocity of $400 \%$
- Analog Microstepping (12 Steps/Degrees of Pointer Movement)
- Pointer Calibration and Return to Zero (RTZ)
- Controlled via 16-Bit SPI Messages
- Internal Clock Capable of Calibration
- Low Sleep Mode Current
- Pb-Free Packaging Designated by suffix code EG


DW SUFFIX EG SUFFIX (Pb-FREE) 98ASB42344B 24-PIN SOICW

| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Device | Temperature <br> Range $\left(\mathbf{T}_{\mathbf{A}}\right)$ | Package |
| MC33977DW/R2 | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 24 SOICW |
| MCZ33977EG/R2 |  |  |



Figure 1. 33977 Simplified Application Diagram


Figure 2. 33977 Simplified Internal Block Diagram

## PIN CONNECTIONS



Figure 3. 33977 Pin Connections
Table 1. 33977 Pin Definitions
A functional description of each pin can be found in the Functional Pin Description section beginning onpage 10.

| Pin | Pin Name | Pin Function | Formal Name | Definition |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | (MS Motor Pin \#) COS+ (MS \#4) COS- (MS \#3) SIN+ (MS \#1) SIN- (MS \#2) | Output | H-Bridge Outputs 0 | Each pin is the output of a half-bridge, designed to source or sink current. |
| $\begin{gathered} 5 \text { to } 8, \\ 17 \text { to } 20 \end{gathered}$ | GND | N/A | Ground | Ground pins |
| 9 | $\overline{\mathrm{CS}}$ | Input | Chip Select | This pin is connected to a chip select output of a Large Scale Integration (LSI) Master IC and controls which device is addressed. |
| 10 | SCLK | Input | Serial Clock | This pin is connected to the SCLK pin of the master device and acts as a bit clock for the SPI port. |
| 11 | SO | Output | Serial Output | This pin is connected to the SPI Serial Data Input pin of the Master device or to the SI pin of the next device in a daisy chain. |
| 12 | SI | Input | Serial Input | This pin is connected to the SPI Serial Data Output pin of the Master device from which it receives output command data. |
| 13 | RTZ | Multiplexed Output | Return to Zero | This is a multiplexed output pin for the non-driven coil, during a Return to Zero (RTZ) event. |
| 14 | VDD | Input | Voltage | This SPI and logic power supply input will work with 5.0 V supplies. |
| 15 | $\overline{\mathrm{RST}}$ | Input | Reset | This pin is connected to the Master and is used to reset the device, or place it into a sleep state by driving it to Logic [1]. When this pin is driven to Logic [0], all internal logic is forced to the default state. This input has an internal active pull-up. |
| 16 | VPWR | Input | Battery Voltage | Power supply |
| 21, 22, 23, 24 | NC | - | No Connect | These pins are not connected to any internal circuitry, or any other pin, and may be connected to the board where convenient. |

## ELECTRICAL CHARACTERISTICS

## MAXIMUM RATINGS

## Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| ELECTRICAL RATINGS |  |  |  |
| Power Supply Voltage Steady-State | VPWRSS | -0.3 to 41 | V |
| Input Pin Voltage ${ }^{(1)}$ | $\mathrm{V}_{\text {IN }}$ | -0.3 to 7.0 | V |
| SIN $\pm$ COSI $\pm$ Continuous Current Per Output ${ }^{(2)}$ | IOUTMAX | 40 | mA |
| ESD Voltage ${ }^{(3)}$ <br> Human Body Model (HBM) <br> Machine Model (MM) <br> Charge Device Model (CDM) | $V_{\text {ESD }}$ | $\begin{gathered} \pm 2000 \\ \pm 2000 \\ \pm 200 \end{gathered}$ | V |

## THERMAL RATINGS

$\left.\begin{array}{|l|c|c|c|}\hline \begin{array}{l}\text { Operating Temperature } \\ \text { Ambient } \\ \text { Junction }\end{array} & \mathrm{T}_{\mathrm{A}} & { }^{\circ} \mathrm{C} \\ \hline \text { Storage Temperature } & \mathrm{T}_{\mathrm{J}} & -40 \text { to } 125 \\ \hline-40 \text { to } 150\end{array}\right]$

## Notes

1. Exceeding voltage limits on Input pins may cause permanent damage to the device.
2. Output continuous output rating so long as maximum junction temperature is not exceeded. Operation at $125^{\circ} \mathrm{C}$ ambient temperature will require maximum output current computation using package thermal resistances.
3. ESD testing is performed in accordance with the Human Body Model (HBM) $\left(C_{Z A P}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{ZAP}}=1500 \Omega\right)$, the Machine Model (MM) ( $\mathrm{C}_{\text {ZAP }}=200 \mathrm{pF}, \mathrm{R}_{\mathrm{ZAP}}=0 \Omega$ ), and the Charge Device Model (CDM).
4. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
5. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL),
Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter $33 x x x$ ), and review parametrics.

## STATIC ELECTRICAL CHARACTERISTICS

## Table 3. Static Electrical Characteristics

Characteristics noted under conditions $4.75 \mathrm{~V}<\mathrm{VDD}<5.25 \mathrm{~V}$, and $-40^{\circ} \mathrm{C}<\mathrm{TA}<125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

POWER INPUT (VDD)

| Battery Supply Voltage Range <br> Fully Operational <br> Limited Operation ${ }^{(6), ~(7)}$ | $\mathrm{V}_{\text {PWR }}$ | $\begin{aligned} & 6.5 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 26 \\ & 26 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {PWR }}$ Supply Current <br> Gauge Outputs ON, No Output Loads | IPWR | - | 4.0 | 6.0 | mA |
| VPWR Supply Current (All Outputs Disabled) $\begin{aligned} & \text { Reset }=\text { Logic [0], } \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \\ & \text { Reset }=\text { Logic }[0], \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} \end{aligned}$ | IPWRSLP1 <br> IPWRSLP2 |  | $\begin{aligned} & 42 \\ & 15 \end{aligned}$ | $\begin{aligned} & 60 \\ & 25 \end{aligned}$ | $\mu \mathrm{A}$ |
| Overvoltage Detection Level ${ }^{(8)}$ | $V_{\text {PWROV }}$ | 26 | 32 | 38 | V |
| Undervoltage Detection Level ${ }^{(9)}$ | $V_{\text {PWRUV }}$ | 5.0 | 5.6 | 6.2 | V |
| Logic Supply Voltage Range (5.0 V Nominal Supply) | $V_{D D}$ | 4.5 | 5.0 | 5.5 | V |
| Under $\mathrm{V}_{\mathrm{DD}}$ Logic Reset | $\mathrm{V}_{\text {DDUV }}$ | - | - | 4.5 | V |
| VDD Supply Current <br> Sleep: Reset Logic [0] <br> Outputs Enabled | $\begin{aligned} & \text { IDDOFF } \\ & \text { IDDON }^{2} \end{aligned}$ |  |  |  | $\begin{aligned} & \mu \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |

POWER OUTPUT (SIN-, SIN+, COS-, COS+)

| Microstep Output (Measured Across Coil Outputs) $\mathrm{SIN} \pm(\mathrm{COS} \pm)$ (Refer to Pin Definitions onpage $\underline{3}^{\text {) }}$$\mathrm{R}_{\text {OUT }}=200 \Omega, \text { PE6 }=0$ |  | $\mathrm{V}_{\mathrm{ST} 6}$$\mathrm{V}_{\mathrm{ST}}$ | $\begin{gathered} 4.82 \\ 0.94 \mathrm{~V}_{\text {CTG }} \end{gathered}$ | $5.3$ | $6.0$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Steps | Pin Definitions |  |  |  |  |  |
| 6, 18, | 0, 12 |  |  |  |  |  |
| 5, 7, 17, 19 | 1, 11, 13, 23 |  |  | $0.97 \mathrm{~V}_{\text {ST } 6}$ | $1.0 \mathrm{~V}_{\mathrm{ST} 6}$ |  |
| 4, 8, 16, 20 | 2, 10, 14, 22 | $V_{\text {ST4 }}$ | $0.84 \mathrm{~V}_{\text {ST6 }}$ | $0.87 \mathrm{~V}_{\text {ST6 }}$ | $0.96 \mathrm{~V}_{\text {ST6 }}$ |  |
| 3, 9, 15, 21 | 3, 9, 15, 21 | $V_{\text {ST3 }}$ | $0.68 \mathrm{~V}_{\text {ST6 }}$ | $0.71 \mathrm{~V}_{\text {ST6 }}$ | $0.8 \mathrm{~V}_{\text {ST6 }}$ |  |
| 2, 10, 14, 22 | 5, 7, 17, 19 | $V_{\text {ST2 }}$ | $0.47 \mathrm{~V}_{\text {ST6 }}$ | $0.50 \mathrm{~V}_{\text {ST6 }}$ | $0.57 \mathrm{~V}_{\text {ST6 }}$ |  |
| 1, 11, 13, 23 | 5, 7, 17, 19 | $V_{\text {ST1 }}$ | $0.23 \mathrm{~V}_{\text {ST6 }}$ | $0.26 \mathrm{~V}_{\text {ST6 }}$ | $0.31 \mathrm{~V}_{\text {ST6 }}$ |  |
| 0, 12 | 6, 18 | $V_{\text {Sto }}$ | 0.1 | 0.0 | 0.1 |  |
| Full Step Active Outp SIN $\pm(C O S \pm)$, Step | $\begin{aligned} & \text { Across Coil Outputs) }{ }^{(10)} \\ & \text { Definitions } 0 \text { and 2) } \end{aligned}$ | $V_{\text {FS }}$ | 4.9 | 5.3 | 6.0 | V |

## Notes

6. Outputs and logic remain active; however, the larger coil voltage levels may be clipped. The reduction in drive voltage may result in a loss of position control.
7. The logic will reset at some level below the specified Limited Operational minimum.
8. Outputs will disable and must be re-enabled via the PECCR command.
9. Outputs remain active; however, the reduction in drive voltage may result in a loss of position control.
10. See Figure 7.

Table 3. Static Electrical Characteristics (continued)
Characteristics noted under conditions $4.75 \mathrm{~V}<\mathrm{VDD}<5.25 \mathrm{~V}$, and $-40^{\circ} \mathrm{C}<\mathrm{TA}<125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

POWER OUTPUT (SIN-, SIN+, COS-, COS+) (Continued)

| Microstep Full Step Output (Measured from Coil Low Side to Ground) $\mathrm{SIN} \pm(\mathrm{COS} \pm) \mathrm{I}_{\mathrm{OUT}}=30 \mathrm{~mA}$ | $\mathrm{V}_{\text {LS }}$ | 0.0 | 0.1 | 0.3 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Flyback Clamp ${ }^{(11)}$ | $V_{\text {FB }}$ | - | $\mathrm{V}_{\text {ST6 }}+0.5$ | $\mathrm{V}_{\text {ST6 }}+1.0$ | V |
| Output Current Limit (Output - $\mathrm{V}_{\text {ST6 }}$ ) | $\mathrm{I}_{\text {LIM }}$ | 40 | 100 | 170 | mA |
| Overtemperature Shutdown ${ }^{(12)}$ | $\mathrm{T}_{\text {SD }}$ | 155 | - | 180 | ${ }^{\circ} \mathrm{C}$ |
| Overtemperature Hysteresis ${ }^{(12)}$ | THYST | 8.0 | - | 16 | ${ }^{\circ} \mathrm{C}$ |


| CONTROL I/O (SI, SCLK, $\overline{\mathbf{C S}}$, $\overline{\mathrm{RST}}, \mathrm{SO}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Logic High Voltage ${ }^{(12)}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | - | V |
| Input Logic Low Voltage ${ }^{(12)}$ | $\mathrm{V}_{\text {IL }}$ | - | - | 0.8 | V |
| Input Logic Voltage Hysteresis ${ }^{(12)}$ | $\mathrm{V}_{\text {INHYST }}$ | - | 100 | - | mV |
| Input Logic Pull-Down Current (SI, SCLK) | IDWN | 3.0 | - | 20 | $\mu \mathrm{A}$ |
| Input Logic Pull-Up Current ( $\overline{\mathrm{CS}}, \overline{\mathrm{RST}}$ ) | Iup | 5.0 | - | 20 | $\mu \mathrm{A}$ |
| SO High State Output Voltage ( $\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ ) | $\mathrm{V}_{\text {SOH }}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| SO Low State Output Voltage ( $\mathrm{l}_{\text {OL }}=1.6 \mathrm{~mA}$ ) | $\mathrm{V}_{\text {SOL }}$ | - | 0.2 | 0.4 | V |
| SO Tri-State Leakage Current ( $\overline{\mathrm{CS}}=3.5 \mathrm{~V}$ ) | IsoLk | -5.0 | 0.0 | 5.0 | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{(13)}$ | $\mathrm{C}_{\text {IN }}$ | - | 4.0 | 12 | pF |
| SO Tri-State Capacitance ${ }^{(13)}$ | $\mathrm{C}_{\text {so }}$ | - | - | 20 | pF |

ANALOG TO DIGITAL CONVERTER (RTZ ACCUMULATOR COUNT)

| ADC Gain ${ }^{(12), ~(14)}$ | $G_{\text {ADC }}$ | 100 | 188 | 270 <br> Counts/V/ <br> ms m |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Notes

11. Outputs remain active; however, the reduction in drive voltage may result in a loss of position control.
12. This parameter is guaranteed by design; however, it is not production tested.
13. Capacitance not measured. This parameter is guaranteed by design; however, it is not production tested.
14. Reference RTZ Accumulator (Typical) on page 30

## DYNAMIC ELECTRICAL CHARACTERISTICS

## Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions $4.75 \mathrm{~V}<\mathrm{VDD}<5.25 \mathrm{~V}$, and $-40^{\circ} \mathrm{C}<\mathrm{TA}<125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |


| $\mathrm{SIN} \pm$ (COS $\pm$ ) Output Turn ON Delay Time (Time from Rising $\overline{\mathrm{CS}}$ Enabling Outputs to Steady State Coil Voltages and Currents) ( ${ }^{(15)}$ | $\mathrm{t}_{\text {DLYON }}$ | - | - | 1.0 | ms |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SIN} \pm$ (COS $\pm$ ) Output Turn OFF Delay Time (Time from Rising $\overline{\mathrm{CS}}$ Disables Outputs to Steady State Coil Voltages and Currents) ${ }^{(15)}$ | ${ }_{\text {t }}$ LYOFF | - | - | 1.0 | ms |
| Uncalibrated Oscillator Cycle Time | $\mathrm{t}_{\text {cLu }}$ | 0.65 | 1.0 | 1.7 | $\mu \mathrm{s}$ |
| Calibrated Oscillator Cycle Time <br> Calibration Pulse $=8.0 \mu \mathrm{~s}$, PECCR D4 $=$ Logic $[0]$ Calibration Pulse $=8.0 \mu \mathrm{~s}$, PECCR D4 $=$ Logic $[1]$ | $\mathrm{t}_{\text {cLC }}$ | $\begin{aligned} & 1.0 \\ & 0.9 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.1 \end{aligned}$ | $\mu \mathrm{s}$ |
| Maximum Pointer Speed ${ }^{(16)}$ | $\mathrm{V}_{\text {MAX }}$ | - | - | 400 | \% |
| Maximum Pointer Acceleration ${ }^{(16)}$ | $\mathrm{A}_{\text {MAX }}$ | - | - | 4500 | \% $\mathrm{s}^{2}$ |

SPI INTERFACE TIMING (CS, SCLK, SO, SI, RST) ${ }^{(17)}$

| Recommended Frequency of SPI Operation | $\mathrm{f}_{\text {SPI }}$ | - | 1.0 | 2.0 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge of $\overline{\mathrm{CS}}$ to Rising Edge of SCLK (Required Setup Time) ${ }^{(18)}$ | $\mathrm{t}_{\text {LEAD }}$ | 167 | - | - | ns |
| Falling Edge of SCLK to Rising Edge of $\overline{\mathrm{CS}}$ (Required Setup Time) ${ }^{(18)}$ | $\mathrm{t}_{\text {LAG }}$ | 167 | - | - | ns |
| SI to Falling Edge of SCLK (Required Setup Time) ${ }^{(18)}$ | $\mathrm{t}_{\text {SISU }}$ | - | 25 | 83 | ns |
| Falling Edge of SCLK to SI (Required Hold Time) ${ }^{(18)}$ | ${ }^{\text {tIIHOLD }}$ | - | 25 | 83 | ns |
| SO Rise Time $C_{L}=200 \mathrm{pF}$ | $\mathrm{t}_{\text {RSO }}$ | - | 25 | 50 | ns |
| SO Fall Time $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ | $\mathrm{t}_{\text {FSO }}$ | - | 25 | 50 | ns |
| SI, $\overline{\mathrm{CS}}$, SCLK, Incoming Signal Rise Time ${ }^{(19)}$ | $\mathrm{t}_{\text {RSI }}$ | - | - | 50 | ns |
| SI, $\overline{\mathrm{CS}}$, SCLK, Incoming Signal Fall Time ${ }^{(19)}$ | $\mathrm{t}_{\text {FIS }}$ | - | - | 50 | ns |
| Falling Edge of $\overline{\mathrm{RST}}$ to Rising Edge of $\overline{\mathrm{RST}}$ (Required Setup Time) ${ }^{(18)}$ | ${ }^{\text {tw }}$ ¢ $\overline{\text { RT }}$ | - | - | 3.0 | $\mu \mathrm{s}$ |
| Rising Edge of $\overline{\mathrm{CS}}$ to Falling Edge of $\overline{\overline{C S}}$ (Required Setup Time) ${ }^{(18), ~(20)}$ | $\mathrm{t}_{\mathrm{CS}}$ | - | - | 5.0 | $\mu \mathrm{s}$ |
| Falling Edge of $\overline{\mathrm{RST}}$ to Rising Edge of $\overline{\mathrm{CS}}$ (Required Setup Time) ${ }^{(18)}$ | ten | - | - | 5.0 | $\mu \mathrm{s}$ |

## Notes

15. Maximum specified time for the 33977 is the minimum guaranteed time needed from the microcontroller.
16. The minimum and maximum value will vary proportionally to the internal clock tolerance. These numbers are based on an ideally calibrated clock frequency of 1.0 MHz . These are not 100 percent tested.
17. The 33977 shall meet all SPI interface timing requirements specified in the SPI Interface Timing section of this table, over the specified temperature range. Digital interface timing is based on a symmetrical 50 percent duty cycle SCLK Clock Period of 33 ns . The device shall be fully functional for slower clock speeds. Reference Figure 4 and $\underline{5}$.
18. The required setup times specified for the 33977 are the minimum time needed from the microcontroller to guarantee correct operation.
19. Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
20. The value is for a 1.0 MHz calibrated internal clock. The value will change proportionally as the internal clock frequency changes.

Table 4. Dynamic Electrical Characteristics (continued)
Characteristics noted under conditions $4.75 \mathrm{~V}<\mathrm{VDD}<5.25 \mathrm{~V}$, and $-40^{\circ} \mathrm{C}<\mathrm{TA}<125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

SPI INTERFACE TIMING ( $\overline{\mathbf{C S}}, \mathbf{S C L K}, \mathbf{S O}, \mathbf{S I}, \overline{\mathrm{RST}}){ }^{\text {( }}$ (CONTINUED)

| Time from Falling Edge of $\overline{\overline{C S}}$ to SO Low Impedance ${ }^{(22)}$ | $\mathrm{t}_{\text {SOEN }}$ | - | - | 145 | ns |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Time from Falling Edge of $\overline{\overline{C S}}$ to SO High Impedance ${ }^{(23)}$ | $\mathrm{t}_{\text {SODIS }}$ | - | 1.3 | 4.0 | $\mu \mathrm{~s}$ |
| Time from Rising Edge of $\operatorname{SCLK}$ to SO Data Valid ${ }^{(24)}$ <br> $0.2 \mathrm{~V}_{\mathrm{DD}}=S O=0.8 \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ | $\mathrm{t}_{\text {VALID }}$ |  |  |  | ns |

21. The 33977 shall meet all SPI interface timing requirements specified in the SPI Interface Timing section of this table, over the specified temperature range. Digital interface timing is based on a symmetrical 50 percent duty cycle SCLK Clock Period of 33 ns . The device shall be fully functional for slower clock speeds.
22. Time required for output status data to be terminated at $\mathrm{SO} 1.0 \mathrm{k} \Omega$ load on SO .
23. Time required for output status data to be available for use at $\mathrm{SO} 1.0 \mathrm{k} \Omega$ load on SO .
24. Time required to obtain valid data out from SO following the rise of SCLK.


Figure 4. Input Timing Switching Characteristics


Figure 5. Valid Data Delay Time and Valid Time Waveforms

# FUNCTIONAL DESCRIPTION 

## INTRODUCTION

This 33977 is a single-packaged, Serial Peripheral INterface (SPI) controlled, single stepper motor gauge driver integrated circuit (IC). This monolithic stepper IC consists of [deleted two per D. Mortensen] a dual output H-Bridge coil driver [deleted plural s for accurate tense] and the
associated control logic. The dual H-Bridge driver is used to automatically control the speed, direction, and magnitude of current through the coils of a two-phase instrumentation stepper motor, similar to an MMT-licensed AFIC 6405 of Switec MS-X 156.xxx motor.

## FUNCTIONAL PIN DESCRIPTION

## COSINE POSITIVE (COS0+)

The H-Bridge pins linearly drive the sine and cosine coils of a stepper motor, providing four-quadrant operation.

## COSINE NEGATIVE (COSO-)

The H-Bridge pins linearly drive the sine and cosine coils of a stepper motor, providing four-quadrant operation.

## SINE POSITIVE (SIN+)

The H-Bridge pins linearly drive the sine and cosine coils of a stepper motor, providing four-quadrant operation.

## SINE NEGATIVE (SIN-)

The H-Bridge pins linearly drive the sine and cosine coils of a stepper motor, providing four-quadrant operation.

## GROUND (GND)

Ground pins.

## CHIP SELECT (CS)

The pin enables communication with the master device. When this pin is in a logic [0] state, the 33977 is capable of transferring information to, and receiving information from, the master. The 33977 latches data in from the Input Shift registers to the addressed registers on the rising edge of $\overline{\mathrm{CS}}$.

The output driver on the SO pin is enabled when $\overline{\mathrm{CS}}$ is logic [0]. When $\overline{\mathrm{CS}}$ is logic high, signals at the SCLK and SI pins are ignored and the SO pin is tri-stated (high impedance). $\overline{\mathrm{CS}}$ will only be transitioned from a logic [1] state to a logic [0] state when SCLK is logic [0]. $\overline{\mathrm{CS}}$ has an internal pull-up (lup) connected to the pin, as specified in the section of the Static Electrical Characteristics Table.

## SERIAL CLOCK (SCLK)

SCLK clocks the Internal Shift registers of the 33977 device. The SI pin accepts data into the Input Shift register on the falling edge of the SCLK signal, while the Serial Output pin (SO) shifts data information out of the SO Line Driver on the rising edge of the SCLK signal. It is important that the SCLK pin be in a logic [0] state whenever the $\overline{\mathrm{CS}}$ makes any transition.

SCLK has an internal pull down (lown $)$, as specified in the section of the Static Electrical Characteristics Table. When $\overline{\mathrm{CS}}$ is logic [1], signals at the SCLK and SI pins are ignored and SO is tri-stated (high impedance). Refer to the data transfer Timing Diagrams on page 9.

## SERIAL OUTPUT (SO)

The SO data pin is a tri-stateable output from the Shift register. The Status register bits are the first 16 bits shifted out. Those bits are followed by the message bits clocked in FIFO, when the device is in a daisy chain connection or being sent words that are multiples of 16 bits. Data is shifted on the rising edge of the SCLK signal. The SO pin will remain in a high impedance state until the $\overline{\mathrm{CS}}$ pin is put into a logic low state.

## SERIAL INPUT (SI)

The SI pin is the input of the SPI. Serial input information is read on the falling edge of SCLK. A 16-bit stream of serial data is required on the SI pin, beginning with the most significant bit (MSB). Messages that are not multiples of 16 bits (e.g., daisy chained device messages) are ignored. After transmitting a 16-bit word, the $\overline{\mathrm{CS}}$ pin must be de-asserted (logic [1]) before transmitting a new word. SI information is ignored when $\overline{\mathrm{CS}}$ is in a logic high state.

## RETURN TO ZERO (RTZ)

This is a multiplexed output pin for the non-driven coil, during a Return to Zero (RTZ) event.

## VOLTAGE (VDD)

The SPI and logic power supply input will work with 5.0 V supplies.

## RESET (RST)

If the master decides to reset the device, or place it into a sleep state, the RST pin is driven to a Logic [0]. A Logic [0] on the RST pin forces all internal logic to the known default state. This input has an internal active pull-up.

## VOLTAGE POWER (VPWR)

This is the power supply pin.

## FUNCTIONAL INTERNAL BLOCK DESCRIPTION (OPTIONAL)



Figure 6. Functional Internal 33977 Block Illustration

## SERIAL PERIPHERAL INTERFACE (SPI)

This circuitry manages incoming messages and outgoing status data.

## LOGIC

This design element includes internal logic including state machines and message decoding.

## INTERNAL REFERENCE

This design element is used for step value levels.

## UNDER AND OVERVOLTAGE DETECTION

This design element detects when $V_{P W R}$ is out of the normal operating range.

## OSCILLATOR

The internal oscillator generates the internal clock for all timing critical features.

## H-BRIDGE AND CONTROL

This circuitry contains the output coil drivers and the multiplexers necessary for four quadrant operation and RTZ sequencing. This circuitry is repeated for the Sine and Cosine coils.

- Overtemperature - Each output includes an overtemperature sensing circuit
- ILIM - Each output is current limited


## RETURN TO ZERO (RTZ)

This circuitry outputs the voltage present on the non-driven coil during RTZ operation.

## FUNCTIONAL DEVICE OPERATION

## OPERATIONAL MODES

## STATE MACHINE OPERATION

The 33977 is ideal for use in instrumentation systems requiring distributed and flexible stepper motor gauge driving. The device also eases the transition to stepper motors from air core motors by emulating the air core pointer movement with little additional processor bandwidth utilization. The twophase stepper motor has maximum allowable velocities and acceleration and deceleration. The purpose of the stepper motor state machine is to drive the motor with the maximum performance while remaining within the motor's voltage, velocity, and acceleration constraints.

A requirement of the state machine is to ensure the deceleration phase begins at the correct time and pointer position. When commanded, the motor [will deleted PV] accelerates constantly to the maximum velocity, and then it moves toward the commanded position at the maximum velocity. Eventually, the pointer reaches the calculated location where the movement has to decelerate, safely slowing to a stop at the desired position. During the deceleration phase, the motor does [will deleted PV] not exceed the maximum deceleration.

During normal operation, both stepper motor rotors are microstepped at 24 steps per electrical revolution, illustrated in Figure 7. A complete electrical revolution results in two degrees of pointer movement. There is a second smaller [parentheses removed-unnecessary] state machine in the IC controlling these microsteps. The smaller state machine receives clockwise or counter-clockwise index commands at timed intervals, thereby stepping the motor in the appropriate direction by adjusting the current in each coil. Normalized values are provided in Table 5.


Table 5. Coil Step Value

| Step | Angle | SINE <br> (Angle)* | COS (Angle -30)* <br> PE6=0 | COS (Angle -30)* <br> PE6=1 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0.0 | 0.0 | 1.0 | 0.866 |
| 1 | 15 | 0.259 | 0.965 | 0.966 |
| 2 | 30 | 0.5 | 0.866 | 1.0 |
| 3 | 45 | 0.707 | 0.707 | 0.966 |
| 4 | 60 | 0.866 | 0.5 | 0.866 |
| 5 | 75 | 0.966 | 0.259 | 0.707 |
| 6 | 90 | 1.0 | 0.0 | 0.500 |
| 7 | 105 | 0.966 | -0.259 | 0.259 |
| 8 | 120 | 0.866 | -0.5 | 0.0 |
| 9 | 135 | 0.707 | -0.707 | -0.259 |
| 10 | 150 | 0.5 | -0.866 | -0.500 |

Table 5. Coil Step Value

| 11 | 165 | 0.259 | -0.966 | -0.707 |
| :---: | :---: | :---: | :---: | :---: |
| 12 | 180 | 0.0 | -1.0 | -0.866 |
| 13 | 195 | -0.259 | -0.966 | -0.966 |
| 14 | 210 | -0.5 | -0.867 | -1.0 |
| 15 | 225 | -0.707 | -0.707 | -0.966 |
| 16 | 240 | -0.866 | -0.5 | -0.866 |
| 17 | 255 | -0.966 | -0.259 | -0.707 |
| 18 | 270 | -1.0 | 0.0 | -0.500 |
| 19 | 285 | -0.966 | 0.259 | -0.259 |
| 20 | 300 | -0.866 | 0.5 | 0.0 |
| 21 | 315 | -0.707 | 0.707 | 0.259 |
| 22 | 330 | -0.5 | 0.866 | 0.500 |
| 23 | 345 | -0.259 | 0.966 | 0.707 |

* Denotes normalized values

The motor is stepped by providing index commands at intervals. The time between steps defines the motor velocity and the changing time defines the motor acceleration.

The state machine uses a table to define the allowed time and the maximum velocity. A useful side effect of the table is that it also allows the direct determination of the position at which the velocity should reduce to stop the motor at the desired position.

Motor motion equations follow: [reworded for efficient use of space]
(The units of position are steps and velocity and acceleration are in steps/second and steps/second ${ }^{2}$.)

From an initial position of 0 with an initial velocity ( $u$ ), the motor position $(s)$ at a time $(t)$ is:

$$
\mathrm{s}=u t+\frac{1}{2} \text { at }{ }^{2}
$$

For unit steps, the time between steps is:

$$
\Rightarrow t=\frac{-u+\sqrt{u^{2}+2 a}}{a}
$$

This defines the time increment between steps when the motor is initially traveling at a velocity $u$. In the ROM, this time is quantized to multiples of the system clock by rounding upwards, ensuring acceleration never exceeds the allowed value. The actual velocity and acceleration is calculated from the time step actually used. Using:

$$
v^{2}=u^{2}+2 a s
$$

and

$$
v=u+a t
$$

and solving for $v$ in terms of $u, s$, and $t$ gives:

$$
v=2 / t-u
$$

The correct value of $t$ to use in the equation is the quantized value obtained above.

From these equations, a set of recursive equations can be generated to give the allowed time step between motor indexes when the motor is accelerating from a stop to its maximum velocity.

Starting from a position $p$ of 0 and a velocity $v$ of 0 , these equations define the time interval between steps at each position. To drive the motor at maximum performance, index commands are given to the motor at these intervals. A table is generated giving the time step *t at an index position $n$.

$$
\begin{aligned}
& p_{0}=0 \\
& v_{0}=0
\end{aligned}
$$

$$
\Delta t_{n}=\left\lceil\frac{-v_{n-1}+\sqrt{v_{n-1}^{2}+2 a}}{a}\right\rceil
$$

where $\rceil$ indicates rounding up

$$
\begin{gathered}
\mathrm{v}_{\mathrm{n}}={ }^{2} / \Delta t n-\mathrm{V}_{n-1} \\
p_{n}=\mathrm{n}
\end{gathered}
$$

Note: [chgd for format consistency AND deleted that as PV] For $p_{n}=n$, on the nth step, the motor [has deleted as PV] indexed by $n$ positions and has been accelerating steadily at the maximum allowed rate. This is critical because it also indicates the minimum distance the motor must travel while decelerating to a stop. For example, the stopping distance is also equal to the current value of $n$.

The algorithm of pointer movement can be summarized in two steps:

1. The pointer is at the previously commanded position and is not moving.
2. A command to move to a pointer position (other than the current position) has been received. Timed index pulses are sent to the motor driver at an everincreasing rate, according to the time steps in Table 6, until:
aThe maximum velocity (default or selected) is reached after which the step time intervals will no longer decrease.
bThe distance in steps that remain to travel are less than the current step time index value. The motor then decelerates by increasing the step times according to Table 6 until the commanded position is reached. The state machine controls the deceleration so that the pointer reaches the commanded position efficiently.
An example of the velocity table for a particular motor is provided in Table 6. This motor's maximum speed is 4800
microsteps/s (at 12 microsteps/degrees), and its maximum acceleration is 54000 microsteps $/ \mathrm{s}^{2}$. The table is quantized to a 1.0 MHz clock.
Table 6. Velocity Table

| Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity ( $\mu$ Steps/s) | Velocity <br> Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity ( $\mu$ Steps/s) | Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity ( $\mu$ Steps/s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0.0 | 0.00 | 76 | 380 | 2631.6 | 152 | 257 | 3891.1 |
| 1 | 27217 | 36.7 | 77 | 377 | 2652.5 | 153 | 256 | 3906.3 |
| 2 | 13607 | 73.5 | 78 | 374 | 2673.8 | 154 | 255 | 3921.6 |
| 3 | 11271 | 88.7 | 79 | 372 | 2688.2 | 155 | 254 | 3937.0 |
| 4 | 7970 | 125.5 | 80 | 369 | 2710.0 | 156 | 254 | 3937.0 |
| 5 | 5858 | 170.7 | 81 | 366 | 2732.2 | 157 | 253 | 3952.6 |
| 6 | 4564 | 219.1 | 82 | 364 | 2747.3 | 158 | 252 | 3968.3 |
| 7 | 3720 | 268.8 | 83 | 361 | 2770.1 | 159 | 251 | 3984.1 |
| 8 | 3132 | 319.3 | 84 | 358 | 2793.3 | 160 | 250 | 4000.0 |
| 9 | 2701 | 370.2 | 85 | 356 | 2809.0 | 161 | 249 | 4016.1 |
| 10 | 2373 | 421.4 | 86 | 354 | 2824.9 | 162 | 248 | 4032.3 |
| 11 | 2115 | 472.8 | 87 | 351 | 2849.0 | 163 | 248 | 4032.3 |
| 12 | 1908 | 524.1 | 88 | 349 | 2865.3 | 164 | 247 | 4048.6 |
| 13 | 1737 | 575.7 | 89 | 347 | 2881.8 | 165 | 246 | 4065.0 |
| 14 | 1594 | 627.4 | 90 | 344 | 2907.0 | 166 | 245 | 4081.6 |
| 15 | 1473 | 678.9 | 91 | 342 | 2924.0 | 167 | 244 | 4098.4 |
| 16 | 1369 | 730.5 | 92 | 340 | 2941.2 | 168 | 244 | 4098.4 |
| 17 | 1278 | 782.5 | 93 | 338 | 2958.6 | 169 | 243 | 4115.2 |
| 18 | 1199 | 834.0 | 94 | 336 | 2976.2 | 170 | 242 | 4132.2 |
| 19 | 1129 | 885.7 | 95 | 334 | 2994.0 | 171 | 241 | 4149.4 |
| 20 | 1066 | 938.1 | 96 | 332 | 3012.0 | 172 | 241 | 4149.4 |
| 21 | 1010 | 990.1 | 97 | 330 | 3030.3 | 173 | 240 | 4166.7 |
| 22 | 960 | 1041.7 | 98 | 328 | 3048.8 | 174 | 239 | 4184.1 |
| 23 | 916 | 1091.7 | 99 | 326 | 3067.5 | 175 | 238 | 4201.7 |
| 24 | 877 | 1140.3 | 100 | 324 | 3086.4 | 176 | 238 | 4201.7 |
| 25 | 842 | 1187.6 | 101 | 322 | 3105.6 | 177 | 237 | 4219.4 |
| 26 | 812 | 1231.5 | 102 | 321 | 3115.3 | 178 | 236 | 4237.3 |
| 27 | 784 | 1275.5 | 103 | 319 | 3134.8 | 179 | 265 | 4255.3 |
| 28 | 760 | 1315.8 | 104 | 317 | 3154.6 | 180 | 235 | 4255.3 |
| 29 | 737 | 1356.9 | 105 | 315 | 3174.6 | 181 | 234 | 4273.5 |
| 30 | 716 | 1396.6 | 106 | 314 | 3184.7 | 182 | 233 | 4291.8 |
| 31 | 697 | 1434.7 | 107 | 312 | 3205.1 | 183 | 233 | 4291.8 |
| 32 | 680 | 1470.6 | 108 | 310 | 3225.8 | 184 | 232 | 4310.3 |
| 33 | 663 | 1508.3 | 109 | 309 | 3236.2 | 185 | 231 | 4329.0 |
| 34 | 648 | 1543.2 | 110 | 307 | 3257.3 | 186 | 231 | 4329.0 |
| 35 | 634 | 1577.3 | 111 | 306 | 3268.0 | 187 | 230 | 4347.8 |

33977

Table 6. Velocity Table (continued)

| Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity ( $\mu$ Steps/s) |
| :---: | :---: | :---: |
| 36 | 621 | 1610.3 |
| 37 | 608 | 1644.7 |
| 38 | 596 | 1677.9 |
| 39 | 585 | 1709.4 |
| 40 | 575 | 1739.1 |
| 41 | 565 | 1769.9 |
| 42 | 555 | 1801.8 |
| 43 | 546 | 1831.5 |
| 44 | 538 | 1858.7 |
| 45 | 529 | 1890.4 |
| 46 | 521 | 1919.4 |
| 47 | 514 | 1945.5 |
| 48 | 507 | 1972.4 |
| 49 | 500 | 2000.0 |
| 50 | 493 | 2028.4 |
| 51 | 487 | 2053.4 |
| 52 | 481 | 2079.0 |
| 53 | 475 | 2105.3 |
| 54 | 469 | 2132.2 |
| 55 | 464 | 2155.2 |
| 56 | 458 | 2183.4 |
| 57 | 453 | 2207.5 |
| 58 | 448 | 2232.1 |
| 59 | 444 | 2252.3 |
| 60 | 439 | 2277.9 |
| 61 | 434 | 2304.1 |
| 62 | 430 | 2325.6 |
| 63 | 426 | 2347.4 |
| 64 | 422 | 2369.7 |
| 65 | 418 | 2392.3 |
| 66 | 414 | 2415.5 |
| 67 | 410 | 2439.0 |
| 68 | 406 | 2463.1 |
| 69 | 403 | 2481.4 |
| 70 | 399 | 2506.3 |
| 71 | 396 | 2525.3 |
| 72 | 393 | 2544.5 |
| 73 | 389 | 2570.7 |
| 74 | 386 | 2590.7 |
| 75 | 383 | 2611.0 |


| Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity ( $\mu$ Steps $/ \mathrm{s}$ ) |
| :---: | :---: | :---: |
| 112 | 304 | 3289.5 |
| 113 | 303 | 3300.3 |
| 114 | 301 | 3322.3 |
| 115 | 300 | 3333.3 |
| 116 | 298 | 3355.7 |
| 117 | 297 | 3367.0 |
| 118 | 295 | 3389.8 |
| 119 | 294 | 3401.4 |
| 120 | 293 | 3413.0 |
| 121 | 291 | 3436.4 |
| 122 | 290 | 3448.3 |
| 123 | 289 | 3560.2 |
| 124 | 287 | 3484.3 |
| 125 | 286 | 3496.5 |
| 126 | 285 | 3508.8 |
| 127 | 284 | 3521.1 |
| 128 | 282 | 3546.1 |
| 129 | 281 | 3558.7 |
| 130 | 280 | 3571.4 |
| 131 | 279 | 3584.2 |
| 132 | 278 | 3597.1 |
| 133 | 277 | 3610.1 |
| 134 | 275 | 3636.4 |
| 135 | 274 | 3649.6 |
| 136 | 273 | 3663.0 |
| 137 | 272 | 3676.5 |
| 138 | 271 | 3690.0 |
| 139 | 270 | 3703.7 |
| 140 | 269 | 3717.5 |
| 141 | 268 | 3731.3 |
| 142 | 267 | 3745.3 |
| 143 | 266 | 3759.4 |
| 144 | 265 | 3773.6 |
| 145 | 264 | 3787.9 |
| 146 | 263 | 3802.3 |
| 147 | 262 | 3816.8 |
| 148 | 261 | 3831.4 |
| 149 | 260 | 3846.2 |
| 150 | 259 | 3861.0 |
| 151 | 258 | 3876.0 |


| Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity ( $\mu$ Steps/s) |
| :---: | :---: | :---: |
| 188 | 229 | 4366.8 |
| 189 | 229 | 4366.8 |
| 190 | 228 | 4386.0 |
| 191 | 227 | 4405.3 |
| 192 | 227 | 4405.3 |
| 193 | 226 | 4424.8 |
| 194 | 226 | 4424.8 |
| 195 | 225 | 4444.4 |
| 196 | 224 | 4464.3 |
| 197 | 224 | 4464.3 |
| 198 | 223 | 4484.3 |
| 199 | 222 | 4504.5 |
| 200 | 222 | 4504.5 |
| 201 | 221 | 4524.9 |
| 202 | 221 | 4524.9 |
| 203 | 220 | 4545.5 |
| 204 | 220 | 4545.5 |
| 205 | 219 | 4566.2 |
| 206 | 218 | 4587.2 |
| 207 | 218 | 4587.2 |
| 208 | 217 | 4608.3 |
| 209 | 217 | 4608.3 |
| 210 | 216 | 4629.6 |
| 211 | 216 | 4629.6 |
| 212 | 215 | 4651.2 |
| 213 | 215 | 4651.2 |
| 214 | 214 | 4672.9 |
| 215 | 214 | 4672.9 |
| 216 | 213 | 4694.8 |
| 217 | 212 | 4717.0 |
| 218 | 212 | 4717.0 |
| 219 | 211 | 4739.3 |
| 220 | 211 | 4739.3 |
| 221 | 210 | 4761.9 |
| 222 | 210 | 4761.9 |
| 223 | 209 | 4784.7 |
| 224 | 209 | 4784.7 |
| 225 | 208 | 4807.7 |

33977

## INTERNAL CLOCK CALIBRATION

Timing-related functions on the 33977 (e.g., pointer, velocities, acceleration, and Return to Zero Pointer speeds) depend upon a precise, consistent time reference to control the pointer accurately and reliably. Generating accurate time references on an integrated circuit can be accomplished. There are three methods to generate accurate time references on an integrated circuit:

1. One option is trimming; however, timing tends to be costly due to the large amount of die area required for trim pads.
2. Another, but expensive possibility is an externally generated clock signal. This option requires a dedicated pin on the device and controller.
3. A third, and even more expensive approach requires the use of an additional crystal, or resonator.
The internal clock in the 33977 is temperature independent and area efficient; however, it can vary up to 70 percent due to process variation. Using the existing SPI inputs and the precision timing reference already available to the microcontroller, the 33977 allows more accurate clock calibration to within $\pm 10$ percent without requiring extra pins, components, or costly circuitry.

Calibrating the internal 1.0 MHz clock is initiated by writing Logic [1] to PECCR bit PE3, illustrated in Figure 8.


Figure 8. Gauge Enable and Clock Calibration Example

The $8.0 \mu \mathrm{~s}$ calibration pulse is then provided by the controller to result in a nominal internal 33977 clock speed of 1.0 MHz . The pulse is sent on the $\overline{\mathrm{CS}}$ pin immediately after the SPI calibration command is sent. During the calibration, no other SPI lines should be toggled. At the moment the $\overline{\mathrm{CS}}$ pin transitions from Logic [1] to Logic [0], an internal 7-bit counter counts the number of cycles of an internal, 8.0 MHz clock. The counter stops when the $\overline{\mathrm{CS}}$ pin transitions from Logic [0] to Logic [1]. The value in the counter represents the number of cycles of the 8.0 MHz clock occurring in the $8.0 \mu \mathrm{~s}$ window; it should range from 32 to 119 . An offset is added to this number to help center, or skew, the calibrated result to generate a desired maximum, or normal frequency. The modified counter value is truncated by four bits to generate the calibration divisor, potentially ranging from four to 15 . The 8.0 MHz clock is divided by the calibration divisor, resulting in a calibrated 1.0 MHz clock. If the calibration divisor lies outside the range of four to 15 , the 33977 flags the CAL bit in the device Status register, indicating the calibration procedure was not successful. A clock calibration is allowed only if the gauge is disabled, or the pointer is not moving as indicated by the Status bit of MOV, illustrated in Table 16 section of this document.

Some applications may require a guaranteed maximum pointer velocity and acceleration. Guaranteeing these maximums requires the nominal internal clock frequency to
fall below 1.0 MHz . The frequency range of the calibrated clock is always below 1.0 MHz if PECCR bit PE4 is Logic [0] prior to initiating a calibration command, followed by an $8.0 \mu \mathrm{~s}$ reference pulse. The frequency is centered at 1.0 MHz if bit D4 is written Logic [1].

The 33977 can be fooled into calibrating faster or slower than the optimal frequency by sending a calibration pulse longer or shorter than the intended $8.0 \mu \mathrm{~s}$. As long as the calibration divisor remains between four and 15 there is no calibration flag. For applications requiring a slower calibrated clock, e.g., a motor designed with a gear ratio of 120:1 (8 microsteps/deg), users will have to provide a longer calibration pulse. The internal oscillator can be slowed with the PECCR command, so the calibration divisor safely falls within the four to 15 range when calibrating with a longer time reference. Fro example, for the 120:1 motor, the pulse would be $12 \mu \mathrm{~s}$ instead of $8.0 \mu \mathrm{~s}$. The result of this slower calibration is longer step times resulting in generating pointer movements capable of meeting acceleration and velocity requirements. The resolution of the pointer positioning decreases from 0.083 deg/microstep (180:1) to 0.125 deg/microstep (120:1) while the pointer sweep range increases from approximately $340^{\circ}$ to over $500^{\circ}$.

Note: A fast calibration could result in violations of the motor acceleration and a velocity maximums, resulting in missed steps.

## POINTER DECELERATION

Constant acceleration and deceleration of the pointer produces relatively choppy movements when compared to those of an air core gauge. Modification of the velocity position ramp during deceleration can create the desired damped movement. This modification is accomplished in the 33977 by adding repetitive steps at several of the last velocity
position step values as the pointer decelerates. The default movement in the 33977 uses this ramp modification feature. An example is illustrated in Figure 9. If the maximum acceleration and deceleration of the pointer is desired, the repetitive steps can be disabled by writing Logic [1] to the PECCR bit PE5.


Figure 9. Deceleration Ramp

## RETURN TO ZERO CALIBRATION

Many stepper motor applications require [that deleted as PV] the IC detect when the stepper motor stalls after commanded to return to the zero position for calibration purposes. In instrumentation applications, the stalling occurs when the pointer hits the end stop on the gauge bezel, [which is deleted as PV] usually at the zero position. It is important to know [that PV] when the pointer reaches the end stop, it immediately stops without bouncing away. The 33977 device provides the ability to automatically and independently return the pointer to the zero position via the RTZR and RTZCR SPI commands. An automatic RTZ is initiated, using the RZ1 and RZ2 bits, provided the RZ4 is Logic [1]. During an RTZ event, all commands related to the gauge being returned are ignored until the pointer has successfully zeroed, or the RTZR bit RZ1 is written to disable the event. Once an RTZ event is initiated, the device reports back via the SO pin an RTZ event is underway.

The RTZCR command is used to set the RTZ pointer speed, choose an appropriate blanking time, and preload the integration accumulator with an appropriate offset. On reaching the end stop, the device reports back to the microcontroller via the status message [that PV] the RTZ was successful. The RTZ automatically disables, [that will PV] allowing other commands to be valid. In the event the master
determines an RTZ sequence is not working properly, for example, the RTZ taking too long; it can disable the command via the RTZR bit RZ1. [Altered for better read flow]

RTZCR bits RC10:RC5 are written to preload the accumulator with a predetermined value assuring accurate pointer stall detection. This preloaded value can be determined during application development by disabling the automatic shutdown feature of the device with the RTZR bit RZ4. This operating mode allows the master to monitor the RTZ event, using the accumulator information available via the SO if the device is configured to provide the RTZ Accumulator Status. The unconditional RTZ event can be turned OFF using the RTZR bit RZ1.

If the Position 0 location bit, RZ2, is in the default Logic [0] mode, then during an RTZ event the pointer is returned counterclockwise (CCW) using full steps at a constant speed determined by the RTZCR RC3:RC0 and RC12:RC11 bits written during RTZ configuration, see Figure 10. Full steps are used during an RTZ so only coil of the motor is being driven at any time. The coil not being driven is used to determine if the pointer is moving. If the pointer is moving, the flux present in the non-driven coil is processed by integrating the back EMF signal present on the opened pin of the coil while applying a fixed potential to the other end.


Figure 10. Full Steps (Counterclockwise)

The IC automatically prepares the non-driven coil at each step, waits for a predetermined blanking time, and then processes the signal for the duration of the full step. When the pointer reaches the stop and not longer moves, the dissipating flux is detected. The processed results are placed in the RTZ accumulator, and then compared to a decision threshold. If the signal exceeds the decision threshold, the pointer is assumed to be moving. If the threshold value is not exceeded, the drive sequence is stopped if RTZR bit RZ4 is Logic [0]. If bit RZ4 is Logic [1], the RTZ movement will continue indefinitely until the RTZR bit RZ1 is used to stop the RTZ event.

A pointer [that is PV] not on a full step location, or [that PV] is in magnetic alignment prior to the RTZ event may cause a false RTZ detection. More specifically, an RTZ event beginning from a non-full step position may result in an abbreviated flux value potentially interpreted as a stalled pointer. Advancing the pointed by at least 12 microsteps clockwise (if PE7 $=0$ ) to the nearest full step position (e.g., 0 , $6,12,18,24$, etc.) prior to initiating an RTZ ensures the magnetic fields line up and increases the chances of a successful pointer stall detection. It is important that the pointer be in a static, or commanded, position before starting the RTZ event. Because the time duration and the number of steps the pointer moves prior to reaching the commanded position can vary depending upon its status at the time a position change is communicated, the master should make sure that the rotor is not moving prior to starting an RTZ. Cessation of movement can be inferred by monitoring the CMD and/or the MOV status bits.

It should be pointed out, the flux value, for an ideal motor with the coils perfectly aligned at $90^{\circ}$, will vary little from full step to full step if all other variables, such as temperature, are
held constant. The full steps are evenly spaced, resulting in equidistant movement as the motor is full stepped.

In comparison, motors [that have deleted PV] whose coils aligned at a $60^{\circ}$ angle [will deleted PV ] results in two distinct flux values as a the coils are driven in the same full step fashion. This lack of symmetry in the measured flux is due to the difference in the electrical angles between full steps. Clearly stated, the distance the rotor moves changes from full step to full step. This difference can be observed in Figure 7 and Table 5.

In Figure 7, where PE6 = 0, the difference in microsteps between alternating full steps (one coil at maximum current while the other is at zero) is always six. In contrast, the same figure illustrates PE6 $=1$ showing the difference in microsteps between full steps of the $60^{\circ}$ coils alternating between four and eight. These expected differences should be taken into account when setting the RTZ threshold.

After completion of an RTZ, the 33977 automatically assigns the zero step position to the full step position at the end-stop location. Because the actual zero position could lie anywhere within the full step where the zero was detected, the assigned zero position could be within a window of $\pm 0.5^{\circ}$. An RTZ can be used to detect stall, even if the pointer rests on the end-stop when RTZ sequence is initiated. However, it is recommended to advance the pointer by at least 12 microsteps to the nearest full step prior to initiating the RTZ.

## RTZ OUTPUT

During an RTZ event the non-driven coil is analyzed to determine the state of the motor. The 33977 multiplexes the coil voltages, [chgd PV and provides to read as active voice] providing signal from the non-driven coil to the RTZ pin.

## DEFAULT MODE

Default mode refers to the state of the 33977 after an internal or external reset prior to SPI communication. An internal reset occurs during $\mathrm{V}_{\mathrm{DD}}$ power-up or if $\mathrm{V}_{\mathrm{PWR}}$ falls below 4.0 V. An external reset is initiated by the RST pin driven to Logic [0]. With the exception of the RTZCR full step time, all of the specific pin functions and internal registers will operate as though all of the addressable configuration register bits were set to Logic [0]. This means, for example, [deleted PV that] the outputs will be disabled after a powerup or external reset, and SO flag OD6 and OD8 are set, indicating an undervoltage event. Anytime an external reset is exerted and the default is restored, all configuration parameters [replaced e.g. with such as] such as clock calibration, maximum speed, and RTZ parameters are lost and must be reloaded.

## FAULT LOGIC REQUIREMENTS

The 33977 device indicates each of the following faults as they occur:

- Overtemperature fault
- Undervoltage $V_{P W R}$
- Overvoltage $\mathrm{V}_{\text {PWR }}$
- Clock Out of Specification [Formalized spec]

These fault bits remain enabled until they are clocked out of the SO pin with a valid SPI message.

Overcurrent faults are not reports directly; however, it is likely an overcurrent condition will become a thermal issue and be reported.

## OVERTEMPERATURE FAULT REQUIREMENTS

The 33977 incorporates overtemperature protection circuitry, shutting off the gauge driver when an excessive temperature is detected. In the event of a thermal overload, the gauge driver is automatically disabled and the fault is flagged via the OT device status bit. The indicating flag
continues to be set until the gauge is successfully re-enacted, provided the junction temperature has fallen below the hysteresis level.

## OVERVOLTAGE FAULT REQUIREMENTS

The device is capable of surviving $V_{P W R}$ voltages within the maximum specified in Maximum Ratings, Table 2. $V_{P W R}$ levels resulting in an overvoltage shutdown condition can result in uncertain pointer positions. Therefore, the pointer position should be re-calibrated. The master will be notified of an overvoltage event via the SO pin if the device status is selected. Overvoltage detection and notification occurs regardless of whether the gauge(s) are enabled or disabled.

## OVERCURRENT FAULT REQUIREMENTS

Outcome currents are limited to safe levels allowing the device to rely on thermal shutdown to protect itself.

## UNDERVOLTAGE FAULT REQUIREMENTS

Undervoltage $\mathrm{V}_{\text {PWR }}$ conditions may result in uncertain pointer positions. Therefore, the internal clock and the pointer position may require re-calibration. The state machine continues to operate with $V_{\text {PWR }}$ voltage levels as low as 4.0 V ; however, the coil voltages may be clipped. Notification of an undervoltage event is provided via the SO pin.

## RESET (SLEEP MODE)

The device can reset internally or externally. If the $\mathrm{V}_{\mathrm{DD}}$ level falls below the $V_{\text {DDUV }}$ level, the device resets and powers up in the Default mode. See Static Electrical Characteristics table under the sub-heading: Power Input in Table 3. Similarly, if the RST pin is driven to Logic [0], then the device resets to its default state. The device consumes the least amount of current ( $\mathrm{I}_{\mathrm{DD}}$ and $\mathrm{I}_{\mathrm{PWR}}$ ) when the RST pin is Logic [0]. This is also referred to as the Sleep mode.

## LOGIC COMMANDS AND REGISTERS

## SPI PROTOCOL DESCRIPTION

The SPI interface has a full-duplex, three-wire synchronous, 16 -bit serial synchronous interface data transfer and four I/O lines associated with it: Chip Select ( $\overline{\mathrm{CS}}$ ), Serial Clock (SCLK), Serial Input (SI), and Serial Output
(SO). The SI/SO pins of the 33977 follow a first in/first out (D15/D0) protocol with both input and output words transferring the most significant bit first. All inputs are compatible with 5.0 V CMOS logic levels.

## CHIP SELECT ( $\overline{\mathrm{CS}})$

The $\overline{\mathrm{CS}}$ pin enables communication with the master device.

When this pin is in a Logic [0] state, the 33977 is capable of transferring information to, and receiving information from, the master. The 33977 latches data in from the Input Shift registers to the addressed registers on the rising edge of $\overline{\mathrm{CS}}$. The output driver on the SO pin is enabled when CS is Logic [0]. When $\overline{\mathrm{CS}}$ is logic high, signals at the SCLK and SI pins are ignored and the SO pin is tri-stated (high impedance). $\overline{\mathrm{CS}}$ will only be transitioned from a Logic [1] state to a Logic [0] state when SCLK is Logic [0]. $\overline{\mathrm{CS}}$ has an internal pull-up (IUP) connected to the pin, as specified in the section of the Static Electrical Characteristics table entitled CONTROL I/O,
[which is found on page...deleted for consistent format] Table 3. This pin is also used to calibrate the internal clock.

## SERIAL CLOCK (SCLK)

SCLK clocks the Internal Shift registers of the 33977 device. The SI pin accepts data into the Input Shift register on the falling edge of the SCLK signal, while the Serial Output pin (SO) shifts data information out of the SO line driver on the rising edge of the SCLK signal. It is important the SCLK pin be in a Logic [0] state whenever the $\overline{\mathrm{CS}}$ makes any transition. SCLK has an internal pull-down (IDWN), as specified in the section Control I/O of the Static Electrical Characteristics, [which is found on page...deleted for consistent format] Table 3. When $\overline{\mathrm{CS}}$ is Logic [1], signals at the SCLK and SI pins are ignored and SO is tri-stated (high impedance). Refer to the data transfer timing diagrams in

Figure 11 and Figure 12. [figure numbers changed due to template formatting]

It transitions one time per bit transferred at an operating frequency, $\mathrm{f}_{\text {SPI }}$, defined in the SPI Interface Timing section of the Dynamic Electrical Characteristics Table 4. It is idle between command transfers. The pin is 50 percent duty cycle, with CMOS logic levels. This signal is used to shift data to and from the device.

## SERIAL OUTPUT (SO)

The SO data pin is a tri-stateable output from the Shift register. This output will remain tri-stated unless the device is selected by a low $\overline{\mathrm{CS}}$ signal. The output signal generated will have CMOS logic levels and the output will transition on the rising edges of SCLK. The serial output data provides status feedback and fault information for each output and is returned MSB first when the device is addressed.

The Status register bits are the first 16 bits shifted out. Those bits are followed by the message bits clocked in FIFO, when the device is in a daisy chain connection, or being sent words [that are deleted as PV] multiples of 16 bits. Data is shifted on the rising edge of the SCLK signal. The SO pin [will deleted as PV] remains in a high impedance state until the $\overline{\mathrm{CS}}$ pin is put into a logic low state.

## SERIAL INPUT (SI)

The SI pin is the input of the SPI. This input has an internal active pull-down requiring CMOS logic levels. The serial data transmitted on this line is a 16 -bit control command sent MSB first, controlling the gauge functions. The master ensures data is available on the falling edge of SCLK.

Serial input information is read on the falling edge of SCLK. A 16-bit stream of serial data is required on the SI pin, beginning with the most significant bit (MSB). Messages [that are deleted as PV] not multiples of 16 bits (e.g., daisy chained device messages) are ignored. After transmitting a 16-bit word, the $\overline{\mathrm{CS}}$ pin must be de-asserted (Logic [1]) before transmitting a new word. SI information is ignored when $\overline{\mathrm{CS}}$ is in a logic high state.

This section provides a description of the 33977 SPI behavior. To follow the explanation below, please refer to

Table 7 and to the timing diagrams illustrated in Figure 11 and Figure 12.

Table 7. Data Transfer Timing

| Pin | Description |
| :---: | :--- |
| $\overline{\mathrm{CS}}(1$-to-0) | SO pin is enabled |
| $\overline{\mathrm{CS}}(0-$-to- $)$ | 33977 configuration and desired output states are transferred and executed according to the data in the Shift registers |
| SO | Will change state on the rising edge of the SCLK pin signal |
| SI | Will accept data on the falling edge of the SCLK pin signal |

Figure 12. Multiple 16-Bit Word SPI Communication

## DATA INPUT

The Input Shift register captures data at the falling edge of the SCLK. The SCLK pulses exactly 16 times only inside the transmission windows ( $\overline{\mathrm{CS}}$ in a Logic [1] state). By the time the $\overline{\mathrm{CS}}$ signal goes to Logic [1] again, the contents of the Input Shift register are transferred to the appropriate internal register addressed in bits 15:13. The minimum time $\overline{\mathrm{CS}}$ should be kept high depends on the internal clock speed, specified in the SPI Interface Timing section of the [Static replaced with Dynamic - correcting table location] Dynamic Electrical Characteristics, Table 4. It must be long enough so the internal clock is able to capture the data from the Input Shift register and transfer it to the internal registers.

## DATA OUTPUT

At the first rising edge of the SCLK [clock deleted to eliminate redundancy], with $\overline{\mathrm{CS}}$ at Logic [1], the contents of the selected Status Word register are transferred to the Output Shift register. The first 16 bits clocked out are the status bits. If data continues to clock in before the $\overline{\mathrm{CS}}$ transitions to Logic [1], the device begins to shift out the data previously clocked in FIFO after the $\overline{\mathrm{CS}}$ first transitioned to Logic[1].

## COMMUNICATION MEMORY MAPS AND REGISTER DESCRIPTIONS

The 33977 device is capable of interfacing directly with a microcontroller via the 16 -bit SPI protocol specified below.

The device is controlled by the microprocessor and reports back status information via the SPI. This section provides a detailed description of all registers accessible via serial interface. The various registers control the behavior of this device.

A message is transmitted by the master beginning with the MSB (D15) and ending with the LSB (D0). Multiple messages can be transmitted in succession to accommodate those applications where daisy chaining is desirable, or to confirm transmitted data, as long as the messages are all multiples of 16 bits. Data is transferred through daisy-chained devices, as illustrated in Figure 12. If an attempt is made to latch in a message smaller than 16 bits wide, it is ignored.

Table 8 lists the five registers the 33977 uses to configure the device, control the state of the [Chgd to two per $D$. Mortensen] two H-bridge outputs, and determine the type of status information [that is deleted PV] clocked back to the master. The registers are addressed via D15:D13 of the incoming SPI word.

Table 8. Module Memory Map

| Address <br> $[15: 13]$ | Register | Name | See |
| :---: | :--- | :---: | :---: |
| 000 | Power, Enable, Calibration, and <br> Configuration Register | PECCR | Table <br> 9 |
| 001 | Maximum Velocity Register | VELR | Table <br> 10 |
| 010 | Gauge Position Register | POSR | Table <br> 11 |
| 011 | Not Used | - | - |
| 100 | Return to Zero Register | RTZR | Table <br> 12 |
| 101 | Return to Zero Configuration <br> Register | RTZCR | Table <br> 13 |
| 110 | Not Used | RMPSELR | - |
| 111 | Reserved for Test | - | - |

[The word Zero omitted above in 101 my error]

## MODULE MEMORY MAP

Various registers of the 33977 SPI module are addressed by the three MSBs of the 16-bit word received serially. Functions to be controlled include:

- Individual gauge drive enabling
- Power-up/down
- Internal clock calibration
- Gauge pointer position and velocity
- Gauge pointer zeroing
- Air core motor movement emulation
- Status information

Status reporting includes:

- Individual gauge overtemperature condition
- Battery overvoltage
- Battery undervoltage
- Pointer zeroing status
- Internal clock status
- Confirmation of pointer movement commands
- Real time pointer position information
- Real time pointer velocity step information
- Pointer movement direction
- Command pointer position status
- RTZ accumulator value


## REGISTER DESCRIPTIONS

The following section describes the registers, their addresses, and their impact on device operation.

## ADDRESS 000 - POWER, ENABLE, CALIBRATION, AND CONFIGURATION REGISTER (PECCR)

The Power, Enable, Calibration, and Configuration Register is illustrated in Table 9. A write to the 33977 using this register allows the master to:

- Enable or disable the output drivers of the gauge controller
- Calibrate the internal clock
- Disable the air core emulation
- Select the direction of the pointer movement during pointer positioning and zeroing
- Configure the device for the desired status information to be clocked out into the SO pin, or
- Send a null command for the purpose of reading the status bits.
This register is also used to place the 33977 into a low current consumption mode.

The gauge drivers can be enabled by writing Logic [1] to the assigned address bits, PEO. This feature could be used to disable a driver if it is failing. The device can be placed into a standby current mode by writing Logic [0] to PEO. During this state, most current consuming circuits are biased off. When in the Standby mode, the internal clock will remain ON.

The internal state machine utilizes a ROM table of step times defining the duration that the motor will spend at each microstep as it accelerates or decelerates to a commanded position. The accuracy of the acceleration and velocity of the motor is directly related to the accuracy of the internal clock Although the accuracy of the internal clock is temperature independent, the non-calibrated tolerance is $+70 \%$ to $-35 \%$. The 33977 was designed with a feature allowing the internal clock to be software calibrated to a tighter tolerance of $\pm 10 \%$, using the $\overline{\mathrm{CS}}$ pin and a reference time pulse provided by the microcontroller.

Calibration of the internal clock is initiated by writing Logic [1] to PE3. The calibration pulse, which must be $8.0 \mu \mathrm{~s}$ for an internal clock speed of 1.0 MHz , will be sent on the $\overline{\mathrm{CS}}$ pin immediately after the SPI word is sent. No other SPI lines will be toggled. A clock calibration will be allowed only if the gauge is disabled or the pointer is not moving, as indicated
by status bits MOV0. Additional details are provided in the Internal clock Calibration section.

Some applications may require a guaranteed maximum pointer velocity and acceleration. Guaranteeing these fall below 1.0 MHz . The frequency range of the calibrated clock maximums requires [that deleted PV ] the nominal internal clock frequency will always be below 1.0 MHz if bit PE4 is Logic [0] when initiating a calibration command, followed by an $8.0 \mu \mathrm{~s}$ reference pulse. The frequency will be centered at 1.0 MHz if bit PE4 is Logic [1]. Some applications may require a slower calibrated clock due to a lower motor gear reduction ratio. Writing Logic [1] to bit PE2 will slow the internal oscillator by one-third. Slowing the oscillator accommodates a longer calibration pulse without overrunning the internal counter - a condition designed to generate a CAL fault indication. For example, calibration for a clock frequency of 667 kHz would require a calibration pulse of $12 \mu \mathrm{~s}$. Unless the internal oscillator is slowed by writing PE2 to Logic [1], a 12 $\mu \mathrm{S}$ calibration pulse may overrun the counter and generate a CAL fault indication.

Some applications may require faster pointer positioning than is provided with the air core motor emulation feature. Writing Logic [1] to bit PE5 will disable the air core emulation for both gauges and provide an acceleration and deceleration at the maximum that the velocity position ramp can provide. Bit PE6 must always be written Logic [0] during all PECCR writes if the device is being used to drive an MMT style motor.

Similarly, this bit must always be written as Logic [1] when being used to control Switec style motors.

The default Pointer Position 0 (PE7 = 0) will be the farthest counter-clockwise position. A Logic [1] written to bit PE7 will change the location of the position 0 for the gauge to the farthest clockwise position. The pointer will always move towards position 0 when executing an RTZ. Exercise care when writing to PECCR bit PE7 in order to prevent an accidental change of the position 0 location.

Bits PE11:PE9 determine the content of the bits clocked out of the SO pin. When bit PE11 is at Logic [0], the clocked out bits will provide device status. If Logic [1] is written to bit PE11, the bits clocked out of the SO pin, depending upon the state of bits PE10:PE9, provides either:

- Accumulator information and detection status during the RTZ (PE10 Logic [0])
- Real time pointer position location at the time cs goes low (PE10 Logic [1] and PE9 Logic [0]), or
- The real time step position of the pointer as described in the velocity Table 6 (PE10 and PE9 Logic [1]).
Additional details are provided in the SO Communication section.

If bit PE12 is Logic [1] during a PECCR command, the state of PE11:PE0 is ignored. This is referred to as the null command and can be used to read device status without affecting device operation.

Table 9. Power, Enable, Calibration, and Configuration Register (PECCR)

| Address 000 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Write | PE12 | PE11 | PE10 | PE9 | 0 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | 0 | PE0 |

The bits in Table 9 are write-only.

## Null Command for Status Read (PE12) Bit D12

- $0=$ Disable
- 1 = Enable


## Status Select (PE11) Bit D11

This bit selects the information clocked out of the SO pin.

- $0=$ Device Status (the logic states of PE10, and PE9 are don't cares)
- 1 = RTZ Accumulator Value, Gauge Pointer position, or Gauge Velocity ramp position (depending upon the logic states of PE10, and PE9)


## RTZ Accumulator or Pointer Status Select (PE10) Bit D10

This bit is recognized only when PE11 $=1$.

- $0=$ RTZ Accumulator Value and status
- 1 = Pointer Position or Speed

Pointer Position or Pointer Speed Select (PE9) Bit D9
This bit is recognized only if PE11 and PE10 $=1$.

- $0=$ Gauge Pointer Position
- 1 = Gauge Pointer Speed


## (PE8) Bit D8

This bit must be transmitted as Logic [0] for valid PECCR commands.

## Position 0 Location Select (PE7) Bit D7

This bit determines the Position 0 of the gauge. RTZ direction will always be to the position 0 .

- $0=$ Position 0 is the most CCW (counterclockwise) position
- 1 = Position 0 is the most CW (clockwise) position


## Motor Type Selection (PE6) Bit D6

- $0=$ MMT Style (coil phase difference $=90^{\circ}$ )
- 1 = Switec Style (coil phase difference $=60^{\circ}$ )


## Air Core Motor Emulation (PE5) Bit D5

This bit is enabled or disabled (acceleration and deceleration is constant if disabled).

- 0 = Enable
- 1 = Disable


## Clock Calibration Frequency Selector (PE4) Bit D4

- $0=$ Maximum $\mathrm{f}=1.0 \mathrm{MHz}$ (for $8.0 \mu \mathrm{~s}$ calibration pulse)
- $1=$ Nominal $\mathrm{f}=1.0 \mathrm{MHz}$ (for $8.0 \mu \mathrm{~s}$ calibration pulse)


## Clock Calibration Enable (PE3) Bit D3

This bit enables or disables the clock calibration.

- $0=$ Disable
- 1 = Enable


## Oscillator Adjustment (PE2) Bit D2

- $0=\mathrm{t}_{\mathrm{CLU}}$
- $1=0.66 \times t_{\text {CLU }}$


## (PE1) Bit D1

This bit must be transmitted as Logic [0] for valid PECCR commands

## Gauge Enable (PEO) Bit D0

This bit enables or disables the output drivers of the Gauge.

- $0=$ Disable
- 1 = Enable


## ADDRESS 001 - MAXIMUM VELOCITY REGISTER (VELR)

The Gauge Maximum Velocity Register is used to set a maximum velocity for the gauge (refer to Table 4). Bits V7:V0 contain a position value from 1-225 representative of the velocity position value described in the Velocity Table,
Table 6. The table value becomes the maximum velocity until it is changed to another value. If a maximum value is chosen that is greater than the maximum velocity of the acceleration table, the maximum table value becomes the maximum velocity.

If the motor is turning at a speed greater than the new maximum, the motor immediately moves down the velocity ramp until the speed falls equal to or below it. Bit V8 must be written to a Logic [1] when changing the maximum velocity of the motor. Bits $\mathrm{V} 12: \mathrm{V} 10$ must be at Logic [ 0 ] for valid VELR commands.

## Table 10. Maximum Velocity Register (VELR)

| Address 001 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Write | 0 | 0 | 0 | 0 | V8 | V7 | V6 | V5 | V4 | V3 | V2 | V1 | V0 |

The bits in Table 10 are write-only.

## (V12:V9) Bits D12:D9

These bits must be transmitted as Logic [0] for valid VELR commands.

## Gauge Velocity (V8) Bit D8

Enables the maximum velocity as determined in the V7: V0.

- $0=$ Velocity change disabled
- 1 = Velocity change enabled


## (V7:V0) Bits D7:D0

These bits can be used to program the device to limit the maximum velocity of the pointer movement. to one of over 200 speeds listed in the Velocity Table 6. This velocity will remain the maximum of the intended gauge until changed by command. Velocities can range from position 1 (00000001) to position 225 (11111111).

## ADDRESSES 010 - GAUGE POSITION REGISTER (POSR)

SI Address 010 (Gauge Position Register) register bits PO11: PO0 are written to when communicating the desired pointer positions. Commanded positions can range from 0 to 4095

Table 11. Gauge Position Register (POSR)

| Address 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Write | 0 | P011 | P010 | P09 | P08 | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |

The bits in Table 11 are write-only.

## PO012 (D12)

This bits must be transmitted as Logic [0] for valid POSR commands.

## P011:P00 (D11:D0)

Desired pointer position of Gauge. Pointer positions can range from 0 (000000000000) to position 4095
(111111111111). For a stepper motor requiring 12
microsteps per degree of pointer movement, the maximum pointer sweep is $341.25^{\circ}(4095 \div 12)$.

## ADDRESS 100 - GAUGE RETURN TO ZERO REGISTER (RTZR)

Gauge Return to Zero Register (RTZR), Table 12 below, is written to return the gauge pointers to the zero position. During an RTZ event, the pointer is returned to zero using full
steps, where only one coil is driven at any point in time. The back electromotive force (EMF) signal present on the nondriven coil is integrated and its results are stored in an accumulator. A Logic [1] written to bit RZ1 enables a Return to Zero for the Gauge if RZO is Logic [0]. A Logic [0] written to bit RZ1 disables a Return to Zero for the Gauge when RZ0 is Logic [0].

Bits D12:D5 and D3:D2 must be written Logic [0] for valid RTZR commands. An unconditional RTZ event can be enabled or disabled with Bit RZ4. Writing Logic [0] results in a typical RTZ event, automatically providing a Stop when a stall condition is detected. A Logic [1] will result in RTZ movement, causing a Stop if a Logic [0] is written to bit RZO. This feature is useful during development and characterization of RTZ requirements.

## Table 12. Gauge Return to Zero Register (RTZR)

| Address 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Write | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RZ4 | 0 | RZ2 | RZ1 | 0 |

The register bits in Table 12 are write-only.

## (RZ12:RZ5) Bits D12:D5

These bits must be transmitted as Logic [0] for valid commands.

## (RZ4) Bit D4

This bit is used to enable an unconditional RTZ event.

- $0=$ Automatic Return to Zero
- 1 = Unconditional Return to Zero


## (RZ3) Bit D3

This bit must be transmitted as Logic [0] for valid commands.

## (RZ2) Bit D2

Return to Zero Direction bit. This bit is used to properly sequence the integrator, depending upon the desired zeroing direction.

- $0=$ Return to Zero will occur in the CCW direction (PE7 = 0)
- 1 = Return to Zero will occur in the CW direction (PE7 =1)


## (RZ1) Bit D1

Return to Zero Enable. This bit commands the gauge to return the pointer to zero position.

- $0=$ Return to Zero Disabled
- 1 = Return to Zero Enabled


## (RZO) Bit D0

Return to Zero Enable. This bit must always be written Logic [0].

## ADDRESS 101 - GAUGE RETURN TO ZERO CONFIGURATION REGISTER

Gauge Return to Zero Configuration Register (RTZCR) is used to configure the Return to Zero Event, Table 13. It is written to modify the: [listed as bullets for reading ease]

- Step time, or rate at which the pointer moves during an RTZ event
- Integration blanking time, which is the time immediately following the transition of a coil from a driven state to an open state in the RTZ mode
- Threshold of the RTZ integration register

Values used for this register should be selected during development to optimize the RTZ for each application. Selecting an RTZ step rate resulting in consistently successful zero detections depends on a clear understanding of the motor characteristics. Specifically, resonant frequencies exist due to the interaction between the motor and the pointer. This command allows for the selection of an RTZ pointer speed away from these frequencies. Also, some motors require a significant amount of time for the pointer to settle to a steady state position when moving from one full step position to the next. Consistent and accurate integration values require that the pointer be stationary at the end of the full step time.

Bits RC3:RC0, RC12:RC11, and RC4 determine the time spent at each full step during an RTZ event. Bits RC3:RC0 are used to select a $\Delta t$ ranging from $0 \mathrm{~ms}(0000)$ to 61.44 ms

