## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Gauge Driver Integrated Circuit

This 33991 is a single packaged, Serial Peripheral Interface (SPI) controlled, dual stepper motor gauge driver Integrated Circuit (IC). This monolithic IC consists of four dual output H-Bridge coil drivers and the associated control logic. Each pair of H -Bridge drivers is used to automatically control the speed, direction and magnitude of current through the two coils of a two-phase instrumentation stepper motor, similar to an MMT licensed AFIC 6405.

This device is ideal for use in automotive instrumentation systems requiring distributed and flexible stepper motor gauge driving. The device also eases the transition to stepper motors from air core motors by emulating the air core pointer movement with little additional processor bandwidth utilization.

The device has many attractive features including:

## Features

- MMT-Licensed Two-Phase Stepper Motor Compatible
- Minimal Processor Overhead Required
- Fully Integrated Pointer Movement and Position State Machine with Air Core Movement Emulation
- 4096 Possible Steady State Pointer Positions
- $340^{\circ}$ Maximum Pointer Sweep
- Linear $4500^{\circ} 2$
- Maximum Pointer Velocity of $400^{\circ}$
- Analog Microstepping (12 Steps/Degree of Pointer Movement)
- Pointer Calibration and Return to Zero
- SPI Controlled 16-Bit Word
- Calibratable Internal Clock
- Low Sleep Mode Current
- Pb-Free Packaging Designated by Suffix Code EG


Figure 1. 33991 Simplified Application Diagram

## INTERNAL BLOCK DIAGRAM



Figure 2. 33991 Simplified Internal Block Diagram

## PIN CONNECTIONS

| cos0+■ | 1 • | 24 | $\square \mathrm{COS} 1+$ |
| :---: | :---: | :---: | :---: |
| cos0 | 2 | 23 | $\square$ COS1- |
| SINO+ + | 3 | 22 | $\square$ SIN1+ |
| SINO- | 4 | 21 | $\square$ SIN1- |
| GND- | 5 | 20 | $\square$ GND |
| GND | 6 | 19 | $\square$ GND |
| GND | 7 | 18 | $\square$ GND |
| GND | 8 | 17 | $\square$ GND |
| $\overline{\mathrm{CS}}$ | 9 | 16 | $\square$ VPWR |
| SCLKㅁ | 10 | 15 | $\square \overline{\text { RST }}$ |
| SO■ | 11 | 14 | $\square \mathrm{VDD}$ |
| SI■ | 12 | 13 | $\square$ RTZ |

Table 1. 33991 Pin Definitions

| Pin Number | Pin Name | Definitions |
| :---: | :---: | :---: |
| 1 | COS0+ | H-Bridge Output. This is the output pin of a half bridge, designed to source or sink current. The H-Bridge pins linearly drive the sine and cosine coils of two separate stepper motors to provide four-quadrant operation. |
| 2 | coso- | H-Bridge Output. This is the output pin of a half bridge, designed to source or sink current. The H-Bridge pins linearly drive the sine and cosine coils of two separate stepper motors to provide four-quadrant operation. |
| 3 | SIN0+ | H-Bridge Output. This is the output pin of a half bridge, designed to source or sink current. The H-Bridge pins linearly drive the sine and cosine coils of two separate stepper motors to provide four-quadrant operation. |
| 4 | SINO- | H-Bridge Output. This is the output pin of a half bridge, designed to source or sink current. The H-Bridge pins linearly drive the sine and cosine coils of two separate stepper motors to provide four-quadrant operation. |
| 5-8 | GND | Ground. These pins serve as the ground for the source of the low-side output transistors as well as the logic portion of the device. They also help dissipate heat from the device. |
| 9 | $\overline{\mathrm{CS}}$ | Chip Select. This pin is connected to a chip select output of a LSI IC. This IC controls which device is addressed by pulling the CS pin of the desire device low, enabling the SPI communication with the device, while other devices on the serial link keep their serial outputs tri-stated. This input has an internal active pull-up, requiring CMOS logic levels. This pin is also used to calibrate the internal clock. |
| 10 | SCLK | Serial Clock. This pin is connected to the SCLK pin of the master device and acts as a bit clock for the SPI port. It transitions on time per bit transferred at an operating frequency, fSPI, defined in the Coil Output Timing Table. It is idle between command transfers. The pin is 50 percent duty cycle, with CMOS logic levels. This signal is used to shift data to and from the device. |
| 11 | SO | Serial Output. This pin is connected to the SPI Serial Data Input pin of the master device, or to the SI pin of the next device in a daisy chain. This output will remain tri-stated unless the device is selected by a low $\overline{\mathrm{CS}}$ signal. The output signal generated will have CMOS logic levels and the output will transition on the rising edges of SCLK. The serial output data provides status feedback and fault information for each output and is returned MSB first when the device is addressed. |
| 12 | SI | Serial Input. This pin is connected to the SPI Serial Data Output pin of the master device from which it receives output command data. This input has an internal active pull down requiring CMOS logic levels. The serial data transmitted on this line is a 16-bit control command sent MSB first, controlling the gauge functions. The master ensures data is available on the falling edge of SCLK. |
| 13 | RTZ | Multiplexed Output. This multiplexed output pin of the non-driven coil during an RTZ event. |
| 14 | VDD | Voltage. This SPI and logic power supply input will work with 5.0 V supplies. |

Table 1. 33991 Pin Definitions (continued)

| Pin Number | Pin Name | Definitions |
| :---: | :---: | :--- |
| 15 | $\overline{R S T}$ | Reset. If the master decides to reset the device, or place it into a sleep state, the RST pin is driven to a <br> logic 0. A logic 0 on the RST pin will force all internal logic to the known default state. This input has an <br> internal active pull-up. |
| 16 | VPWR | Battery Voltage. Power supply. |
| $17-20$ | GND | Ground. These pins serve as the ground for the source of the low-side output transistors as well as the <br> logic portion of the device. They also help dissipate heat from the device. |
| 21 | SIN1- | H-Bridge Output. This is the output pin of a half bridge, designed to source or sink current. The H-Bridge <br> pins linearly drive the sine and cosine coils of two separate stepper motors to provide four-quadrant <br> operation. |
| 22 | SIN1+ | H-Bridge Output. This is the output pin of a half bridge, designed to source or sink current. The H-Bridge <br> pins linearly drive the sine and cosine coils of two separate stepper motors to provide four-quadrant <br> operation. |
| 23 | COS1- | H-Bridge Output. This is the output pin of a half bridge, designed to source or sink current. The H-Bridge <br> pins linearly drive the sine and cosine coils of two separate stepper motors to provide four-quadrant <br> operation. |
| 24 | COS1+ | H-Bridge Output. This is the output pin of a half bridge, designed to source or sink current. The H-Bridge <br> pins linearly drive the sine and cosine coils of two separate stepper motors to provide four-quadrant <br> operation. |

## ELECTRICAL CHARACTERISTICS

## MAXIMUM RATINGS

Table 2. 33991 Maximum Ratings
(All voltages are with respect to ground unless otherwise noted)

| Rating | Symbol | Value | Limit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage Steady State | $\mathrm{V}_{\text {PWR(Sus) }}$ | -0.3 to 41 | V |
| Input Pin Voltage ${ }^{(1)}$ | $\mathrm{V}_{\text {IN }}$ | -0.3 to 7.0 | V |
| SIN+/- COS +/- Continuous Per Output Current ${ }^{(2)}$ | Ioutmax | 40 | mA |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | $\mathrm{T}_{\text {JUNC }}$ | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance (C/W) Ambient <br> Junction to Lead | $\begin{aligned} & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JL}} \end{aligned}$ | $\begin{aligned} & 60 \\ & 20 \end{aligned}$ | $\begin{aligned} & \hline{ }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| $\begin{aligned} & \hline \text { ESD Voltage }{ }^{(3)} \\ & \text { Human Body Model } \\ & \text { Machine Model } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{ESD} 1} \\ & \mathrm{~V}_{\mathrm{ESD} 2} \end{aligned}$ | $\begin{gathered} \pm 2000 \\ \pm 200 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { v } \end{aligned}$ |
| Peak Package Reflow Temperature During Reflow ${ }^{(4), ~(5)}$ | $\mathrm{T}_{\text {PPRT }}$ | Note 5 | ${ }^{\circ} \mathrm{C}$ |

## Notes

1. Exceeding voltage limits on Input pins may cause permanent damage to the device.
2. Output continuous output rating so long as maximum junction temperature is not exceeded. Operation at $125^{\circ} \mathrm{C}$ ambient temperature will require maximum output current computation using package thermal resistances
3. VESD1 testing is performed in accordance with the Human Body Model (Czap =100pF, Rzap $=1500 \Omega$ ), All pins are capable of Human Body Model RSP voltages of $\pm 2000 \mathrm{~V}$ with one exception. The SO pin is capable of $\pm 1900 \mathrm{~V}$, VESD2 testing is performed in accordance with the Machine Model (Czap = 200pF, Rzap $=0 \Omega$ )
4. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
5. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL),
Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

## STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics
(Characteristics noted under conditions $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 150^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |

POWER INPUT

| Supply Voltage Range <br> Fully Operational | $\mathrm{V}_{\text {PWR }}$ | 6.5 | - | 26.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VPWR Supply Current (Gauge $1 \& 2$ outputs ON, no output loads) | $\mathrm{I}_{\text {PWR(ON) }}$ | - | 4.0 | 6.0 | mA |
| VPWR Supply Current (all Outputs Disabled) $\begin{aligned} & \left(\text { Reset }=\text { logic } 0, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}\right) \\ & \left(\text { Reset }=\text { logic } 0, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}\right) \end{aligned}$ | IPWSLP1 IPWRSLP2 | - | $\begin{aligned} & 42 \\ & 15 \end{aligned}$ | $\begin{aligned} & 60 \\ & 25 \end{aligned}$ | $\mu \mathrm{A}$ |
| Over Voltage Detection Level ${ }^{(6)}$ | $\mathrm{V}_{\text {PWROV }}$ | 26 | 32 | 38 | V |
| Under Voltage Detection Level ${ }^{(7)}$ | $\mathrm{V}_{\text {PWRUV }}$ | 5.0 | 5.6 | 6.2 | V |
| Logic Supply Voltage Range (5 V nominal supply) | $V_{D D}$ | 4.5 | 5.0 | 5.5 | V |
| Under $\mathrm{V}_{\mathrm{DD}}$ Logic Reset | $V_{\text {DDUV }}$ | - | - | 4.5 | V |
| VDD Supply Current (Sleep: Reset logic 0) | $\mathrm{I}_{\mathrm{DD} \text { (OFF) }}$ | - | 40 | 65 | $\mu \mathrm{A}$ |
| VDD Supply Current (Outputs Enabled) | $\mathrm{I}_{\mathrm{DD}(\mathrm{ON})}$ | - | 1.0 | 1.8 | mA |

## Notes

6. Outputs will disable and must be re-enabled via the PECR command.
7. Outputs remain active; however, the reduction in drive voltage may result in a loss of position control.

Table 3. Static Electrical Characteristics (continued)
(Characteristics noted under conditions $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq 150^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

## POWER OUTPUTS

|  | Microstep Output (measured across coil outputs) <br> Sin0,1, $\pm$ (Cos0,1, $\pm$ ) (see 33991 Pinout) <br> Rout $=200 \Omega$ <br> steps $6,18(0,12)$ <br> steps $5,7,17,19(1,11,13,23)$ <br> steps 4, 8.16, $20(2,10,14,22)$ <br> steps $3,9,15,21(3,9,15,21)$ <br> steps $2,10,14,22(4,8,16,20)$ <br> steps $1,11,13,23(5,7,17,19)$ <br> steps $0,12(6,18)$ | VST6 <br> VST5 <br> VST4 <br> VST3 <br> VST2 <br> VST1 <br> VSTO | $\begin{gathered} 4.9 \\ 0.94 \text { XVST6 } \\ 0.84 \text { XVST6 } \\ 0.69 \text { XVST6 } \\ 0.47 \text { XVST6 } \\ 0.23 \text { XVST6 } \\ -0.1 \end{gathered}$ | 5.3 0.97 XVST6 0.87XVST6 0.71XVST6 0.50XVST6 0.26 XVST6 0 | $\begin{gathered} 6.0 \\ \text { 1.00XVST6 } \\ 0.94 \text { XVST6 } \\ 0.79 \text { XVST6 } \\ 0.57 \text { XVST6 } \\ 0.31 \text { XVST6 } \\ 0.1 \end{gathered}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Full step Active Output (measured across coil outputs) <br> $\operatorname{Sin} 0,1, \pm(\operatorname{Cos} 0,1, \pm)($ see Figure 4) <br> steps $1,3(0,2)$ | VFS | 4.9 | 5.3 | 6.0 | V |
| O | Microstep, Full Step Output (measured from coil low side to ground) $\operatorname{Sin} 0,1, \pm(\operatorname{Cos} 0,1, \pm) \mathrm{l}_{\mathrm{OUT}}=30 \mathrm{~mA}$ | VLS | 0 | 0.1 | 0.3 | V |
|  | Output Flyback Clamp ${ }^{(8)}$ | VFB | - | VST1+0.5 | VST1+1.0 | V |
|  | Output Current Limit (Out = VSTP6) | ILIM | 40 | 100 | 170 | mA |
|  | Over temperature Shutdown | OTSD | 155 | - | 180 | ${ }^{\circ} \mathrm{C}$ |
|  | Over temperature Hysteresis ${ }^{(8)}$ | OT ${ }_{\text {HYST }}$ | 8 | - | 16 | ${ }^{\circ} \mathrm{C}$ |
| $\geq$ | Notes <br> 8. Not 100 percent tested. |  |  |  |  |  |

Table 3. Static Electrical Characteristics (continued)
(Characteristics noted under conditions $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 150^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |

## CONTROL I/O

| Input Logic High Voltage ${ }^{(9)}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | - | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Logic Low Voltage ${ }^{(9)}$ | $\mathrm{V}_{\mathrm{IL}}$ | - | - | 0.8 | V |
| Input Logic Voltage Hysteresis ${ }^{(10)}$ | $\mathrm{V}_{\mathrm{IN}(\mathrm{HYST})}$ | - | 100 | - | mV |
| Input Logic Pull Down Current $(\mathrm{SI}, \mathrm{SCLK})$ | $\mathrm{I}_{\mathrm{DWN}}$ | 3 | - | 20 | $\mu \mathrm{~A}$ |
| Input Logic Pull-Up Current $(\overline{\mathrm{CS}}, \overline{\mathrm{RST}})$ | $\mathrm{I}_{\mathrm{UP}}$ | 5 | - | 20 | $\mu \mathrm{~A}$ |
| SO High State Output Voltage $\left(\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{SOH}}$ | 0.8 VDD | - | - | V |
| SO Low State Output Voltage $\left(\mathrm{I}_{\mathrm{OL}}=-1.6 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{SOL}}$ | - | 0.2 | 0.4 | V |
| SO Tri-State Leakage Current $(\overline{\mathrm{CS}} \geq 3.5 \mathrm{~V})$ | $\mathrm{S}_{\mathrm{OLK}}$ | -5 | 0 | 5 | $\mu \mathrm{~A}$ |
| Input Capacitance ${ }^{(11)}$ | $\mathrm{C}_{\mathrm{IN}}$ | - | 4 | 12 | pF |
| SO Tri-State Capacitance ${ }^{(11)}$ | $\mathrm{C}_{\mathrm{SO}}$ | - | - | 20 | pF |

Notes
9. $V_{D D}=5 \mathrm{~V}$
10. Not Production Tested. This parameter is guaranteed by design, but it is not production tested.
11. Capacitance not measured. This parameter is guaranteed by design, but it is not production tested.

Table 3. Static Electrical Characteristics (continued)
(Characteristics noted under conditions $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq 150^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER OUTPUT AND CLOCK TIMINGS |  |  |  |  |  |
| SIN, COS Output Turn ON delay Time (time from rising $\overline{\mathrm{CS}}$ enabling outputs to steady state coil voltages and currents) ${ }^{(12)}$ | $\mathrm{T}_{\text {DHY(ON }}$ | - | - | 1.0 | mS |
| SIN, COS Output Turn OFF delay Time (time from rising $\overline{\mathrm{CS}}$ disables outputs to steady state coil voltages and currents) ${ }^{(12)}$ | $\mathrm{T}_{\text {DHY(OFF) }}$ | - | - | 1.0 | mS |
| Uncalibrated Oscillator Cycle Time | $\mathrm{T}_{\text {CLU }}$ | 0.65 | 1.0 | 1.7 | $\mu \mathrm{S}$ |
| Calibrated Oscillator Cycle Time (Cal pulse $=8 \mu \mathrm{~s}$, PECR D4 is logic 0 ) | $\mathrm{T}_{\text {CLC }}$ | 1.0 | 1.1 | 1.2 | $\mu \mathrm{S}$ |
| Calibrated Oscillator Cycle Time (Cal pulse $=8 \mu \mathrm{~s}$, PECR D4 is logic 1) | $\mathrm{T}_{\text {CLC }}$ | 0.9 | 1.0 | 1.1 | $\mu \mathrm{S}$ |
| Maximum Pointer Speed ${ }^{(13)}$ | $\mathrm{V}_{\text {MAX }}$ | - | - | 400 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Pointer Acceleration ${ }^{(13)}$ | $\mathrm{A}_{\text {MAX }}$ | - | - | 4500 | ${ }^{\circ} \mathrm{C}^{2}$ |

Notes
12. Maximum specified time for the 33991 is the minimum guaranteed time needed from the micro.
13. The minimum and maximum value will vary proportionally to the internal clock tolerance. These are not 100 percent tested.

## Table 3. Static Electrical Characteristics (continued)

(Characteristics noted under conditions $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq 150^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |

## SPI TIMING INTERFACE

| Recommended Frequency of SPI Operation | $\mathrm{f}_{\text {SPI }}$ | - | 1.0 | 3.0 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Falling edge of $\overline{\mathrm{CS}}$ to Rising Edge of SCLK (Required Setup Time) ${ }^{(15)}$ | TLEAD | - | 50 | 167 | ns |
| Falling edge of SCLK to Rising Edge of $\overline{\mathrm{CS}}$ (Required Setup Time) ${ }^{(15)}$ | TLAG | - | 50 | 167 | ns |
| SI to Falling Edge of SCLK (Required Setup Time) ${ }^{(15)}$ | TS ${ }_{\text {LSU }}$ | - | 25 | 83 | ns |
| Falling Edge of SCLK to SI (Required Hold Time) ${ }^{(15)}$ | $\mathrm{TSI}_{(\text {HOLD })}$ | - | 25 | 83 | ns |
| SO Rise Time (CL=200pF) | $\mathrm{Tr}_{\text {SO }}$ | - | 25 | 50 | ns |
| SO Fall Time (CL=200pF) | $\mathrm{Tf}_{\mathrm{SO}}$ | - | 25 | 50 | ns |
| SI, $\overline{\mathrm{CS}}$, SCLK, Incoming Signal Rise Time ${ }^{(16)}$ | Trsı | - | - | 50 | ns |
| SI, $\overline{\mathrm{CS}}$, SCLK, Incoming Signal Fall Time ${ }^{(16)}$ | $\mathrm{Tf}_{\text {SI }}$ | - | - | 50 | ns |
| Falling Edge of $\overline{\mathrm{RST}}$ to Rising Edge of $\overline{\mathrm{RST}}$ (Required Setup Time) ${ }^{(15)}$ | Tw ${ }_{\text {RST }}$ | - | - | 3.0 | $\mu \mathrm{s}$ |
| 14. Rising Edge of CS to Falling Edge of CS (Required Setup Time) ${ }^{(15)(20)}$ | T $\overline{\mathrm{CS}}$ | - | - | 5.0 | $\mu \mathrm{s}$ |
| Rising Edge of $\overline{\mathrm{RST}}$ to Falling Edge of $\overline{\mathrm{CS}}$ (Required Setup Time) ${ }^{(15)}$ | $\mathrm{T}_{\mathrm{EN}}$ | - | - | 5.0 | $\mu \mathrm{s}$ |
| Time from Falling Edge of $\overline{\mathrm{CS}}$ to SO Low Impedance ${ }^{(17)}$ | $\mathrm{T}_{\text {SO(EN) }}$ | - | - | 145 | ns |
| Time from Rising Edge of $\overline{\mathrm{CS}}$ to SO High Impedance ${ }^{(18)}$ | $\mathrm{T}_{\text {SO(DIS }}$ | - | 1.3 | 4.0 | $\mu \mathrm{s}$ |
| Time from Rising Edge of SCLK to SO Data Valid ${ }^{(19)}$ $0.2 \mathrm{~V}_{\mathrm{DD}}<=\mathrm{SO}>=0.8 \mathrm{~V}, \mathrm{CL}=200 \mathrm{pF}$ | TVALID | - | 65 | 105 | ns |

Notes
15. The maximum setup time that is specified for the 33991 is the minimum time needed from the micro controller to guarantee correct operation.
16. Rise and Fall time of incoming SI, $\overline{C S}$, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
17. Time required for output status data to be available for use at SO. 1 K Ohm load on SO
18. Time required for output status data to be terminated at SO .1 K Ohm load on SO.
19. Time required to obtain valid data out from SO following the rise of SCLK.
20. This value is for a 1 MHz calibrated internal clock; it will change proportionally as the internal clock frequency changes.

The device shall meet all SPI interface-timing requirements specified in the SPI Interface Timing, over the temperature range specified in the environmental requirements section. Digital Interface timing is based on a symmetrical 50\% duty cycle SCLK Clock Period of 333 ns. The device shall be fully functional for slower clock speeds.


Figure 3. Input Timing Switching Characteristics


Figure 4. Valid Data Delay Time and Valid Time Waveforms

# 33991 SPI INTERFACE AND PROTOCOL DESCRIPTION 

## INTRODUCTION

The SPI interface has a full duplex, three-wire synchronous, 16 -bit serial synchronous interface data transfer and four I/O lines associated with it: (SI, SO, SCLK, and $\overline{\mathrm{CS}}$ ). The SI/SO pins of the 33991 follows a first in / first
out (D15 / D0) protocol with both input and output words transferring the most significant bit first. All inputs are compatible with 5.0 V CMOS logic levels.

## CHIP SELECT ( $\overline{\mathrm{CS}})$

The Chip Select ( $\overline{\mathrm{CS}}$ ) pin enables communication with the master device. When this pin is in a logic [0] state, the 33991 is capable of transferring information to, and receiving information from, the master. The 33991latches data in from the Input Shift registers to the addressed registers on the rising edge of CS. The output driver on the SO pin is enabled when $\overline{\mathrm{CS}}$ is logic [ 0 ]. When $\overline{\mathrm{CS}}$ is logic high, signals at the SCLK and SI pins are ignored; the SO pin is tri-stated (high impedance). $\overline{C S}$ will only be transitioned from a logic [1] state to a logic [0] state when SCLK is a logic [0]. $\overline{\mathrm{CS}}$ has an internal pull-up (lup) connected to the pin as specified in the Control I/O Table.

## SERIAL CLOCK (SCLK)

SCLK clocks the Internal Shift registers of the 33991device. The Serial Input (SI) pin accepts data into the Input Shift register on the falling edge of the SCLK signal while the Serial Output pin (SO) shifts data information out of the SO Line Driver on the rising edge of the SCLK signal. It is important the SCLK pin be in a logic [0] state whenever the CS makes any transition. SCLK has an internal pull down (Idwn), specified in the Control I/O Table. When $\overline{\mathrm{CS}}$ is logic
[1], signals at the SCLK and SI pins are ignored; SO is tristated (high impedance). See the Data Transfer Timing diagrams in Figures 2 and 3.

## SERIAL INPUT (SI)

This pin is the input of the Serial Peripheral Interface (SPI). Serial Input (SI) information is read on the falling edge of SCLK. A 16-bit stream of serial data is required on the SI pin, beginning with the most significant bit (MSB). Messages not multiples of 16 bits (e.g. daisy chained device messages) are ignored. After transmitting a 16-bit word, the $\overline{\mathrm{CS}}$ pin has to be deasserted (logic [1]) before transmitting a new word. SI information is ignored when $\overline{\mathrm{CS}}$ is in a logic high state.

## SERIAL OUTPUT (SO)

The Serial Output (SO) data pin is a tri-stateable output from the Shift register. The Status register bits will be the first 16 -bits shifted out. Those bits are followed by the message bits clocked in FIFO, when the device is in a daisy chain connection, or being sent words of 16 -bit multiples. Data is shifted on the rising edge of the SCLK signal. The SO pin will remain in a high impedance state until the $\overline{\mathrm{CS}}$ pin is put into a logic low state.

FUNCTIONAL DESCRIPTION

This section provides a description of the 33991 SPI behavior. To follow the explanations below, please refer to the timing
diagrams shown in Figures 4 and 5.

Table 4. Data Transfer Timing

| Pin |  |
| :---: | :--- |
| $\overline{\mathrm{CS}}(1$-to-0) | SO pin is enabled |
| $\overline{\mathrm{CS}}(0$-to-1) | 33991 configuration and desired output states are transferred and executed according to the data in <br> the Shift registers. |
| SO | Will change state on the rising edge of the SCLK pin signal. |
| SI | Will accept data on the falling edge of the SCLK pin signal |



Figure 5. Single 16-Bit Word SPI Communication


Figure 6. Multiple 16-Bit Word SPI Communication

## DATA INPUT

The input Shift register captures data at the falling edge of the SCLK clock. The SCLK clock pulses exactly 16 times only inside the transmission windows ( $\overline{\mathrm{CS}}$ in a logic [0] state). By the time the $\overline{\mathrm{CS}}$ signal goes to logic [1] again, the contents of the Input Shift register are transferred to the appropriate internal register, according to the address contained in bits 15-13. The minimum time $\overline{\mathrm{CS}}$ should be kept high depends on the internal clock speed. That data is specified in the SPI Interface Timing Table. It must be long enough so the internal
clock is able to capture the data from the input Shift register and transfer it to the internal registers.

## DATA OUTPUT

At the first rising edge of the SCLK clock, with the $\overline{\mathrm{CS}}$ at logic [0], the contents of the Status Word register are transferred to the Output Shift register. The first 16 bits clocked out are the status bits. If data continues to clock in before the $\overline{\mathrm{CS}}$ transitions to a logic [1], the device to shift out the data previously clocked in FIFO after the $\overline{\mathrm{CS}}$ first transitioned to logic [0].

## COMMUNICATION MEMORY MAPS

The 33991device is capable of interfacing directly with a micro controller, via the 16-bit SPI protocol described and specified below. The device is controlled by the microprocessor and reports back status information via the SPI. This section provides a detailed description of all registers accessible via serial interface. The various registers control the behavior of this device.

A message is transmitted by the master beginning with the MSB (D15) and ending with the LSB (D0). Multiple messages can be transmitted in succession to accommodate
those applications where daisy chaining is desirable, or to confirm transmitted data, as long as the messages are all multiples of 16 bits. Data is transferred through daisy chained devices, illustrated in Figure 5. If an attempt is made to latch in a message smaller than 16 bits wide, it is ignored.

The 33991 uses six registers to configure the device and control the state of the four H -bridge outputs. The registers are addressed via D15-D13 of the incoming SPI word, in Table 2.

## MODULE MEMORY MAP

Various registers of the 33991 SPI module are addressed by the three MSB of the 16 -bit word received serially.
Functions to be controlled include:

- Individual gauge drive enabling
- Power-up/down
- Internal clock calibration
- Gauge pointer position and velocity
- Gauge pointer zeroing

Status reporting includes:

- Individual gauge over temperature condition
- Battery out of range condition
- Internal clock status
- Confirmation of coil output changes should result in pointer movement
Table 2 provides the register available to control the above functions.


## Table 5. Module Memory Map

| Address [15:13] | Use | Name |
| :---: | :---: | :---: |
| 000 | Power, Enable, and Calibration <br> Register | PECR |
| 001 | Maximum Velocity Register | VELR |
| 010 | Gauge 0 Position Register | POS0R |
| 011 | Gauge 1 Position Register | POS1R |
| 100 | Return to 0 Register | RTZR |
| 101 | Return to 0 Confirmation Register | RTZCR |
| 110 | Not Used |  |
| 111 | Reserved for Test |  |

## REGISTER DESCRIPTIONS

## Power, Enable, and Calibration Register (PECR)

This register allows the master to independently enable or disable the output drivers of the two gauge controllers.

SI address 000 (Power, Enable, \& Calibration Register is illustrated in Figure 3. A write to the 33991 using this register allows the master to independently enable or disable the output drivers of the two gauge controllers as well as to calibrate the internal clock, or send a null command for the purpose of reading the status bits. This register is also used to place the 33991 into a low current consumption mode.

Each of the gauge drivers can be enabled by writing a logic [1] to their assigned address bits, D0 and D1 respectively. This feature could be useful to disable a driver if it is failing or not being used. The device can be placed into a standby current mode by writing a logic[0] to both D0 and D1. During this state, most current consuming circuits are biased off. When in the Standby mode, the internal clock will remain ON.

The internal state machine utilizes a ROM table of step times defining the duration the motor will spend at each microstep as it accelerates or decelerates to a commanded position. The accuracy of the acceleration and velocity of the motor is directly related to the accuracy of the internal clock. Although the accuracy of the internal clock is temperature independent, the non-calibrated tolerance is +70 to -35 percent. The 33991 was designed with a feature allowing the internal clock to be software calibrated to a tighter tolerance of $\pm 10$ percent, using the $\overline{\mathrm{CS}}$ pin and a reference time pulse provided by the micro controller.

Calibration of the internal clock is initiated by writing a logic [1] to D3. The calibration pulse must be $8 \mu \mathrm{~s}$ for an internal clock speed of 1 MHz , will be sent on the $\overline{\mathrm{CS}}$ pin immediately after the SPI word is sent. No other SPI lines will be toggled. A clock calibration will be allowed only if the gauges are disabled or the pointers are not moving, as indicated by status bits ST4 and ST5.

Some applications may require a guaranteed maximum pointer velocity and acceleration. Guaranteeing these maximums requires the nominal internal clock frequency fall below 1 MHz . The frequency range of the calibrated clock will always be below 1 MHz if bit D 4 is logic [ 0 ] when initiating a calibration command, followed by an $8 \mu \mathrm{~s}$ reference pulse. The frequency will be centered at 1 MHz if bit D4 is logic [1].

Some applications may require a slower calibrated clock due to a lower motor gear reduction ratio. Writing a logic [1] to bit D2 will slow the internal oscillator by one-third, leading to a situation where it is possible to calibrate at maximum 667 kHz or centered at 667 kHz . In these cases, it may be necessary to provide a longer calibration pulse of exactly 12 $\mu \mathrm{s}$, without any indication of a calibration fault at status bit ST7, as should be the case for 1 MHz if D2 is left logic [0].

If bit D12 is logic [1] during a PECR command, the state of D11: D0 will be ignored; this is referenced as the null command and can be used to read device status without affecting device operation.

Table 6. Power, Enable and Calibration Register (PECR)

| Address: 000 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Write | PE12 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PE4 | PE3 | PE2 | PE1 | PE0 |

These bits are write-only.
PE12-Null Command for Status Read

- $0=$ Disable
- 1 = Enable

PE11: PE5 These bits must be transmitted as logic [0] for valid PECR commands.

PE4—Clock Calibration Frequency Selector

- $0=$ Maximum $\mathrm{f}=1 \mathrm{MHz}$ (for 8us calibration pulse)
- $1=$ Nominal $\mathrm{f}=1 \mathrm{MHz}$ (for 8us calibration pulse)

PE3—Clock Calibration Enable-This bit enables or
disables the clock calibration.

- $0=$ Disable
- 1 = Enable

PE2-Oscillator Adjustment

- $0=$ Tosc $_{\text {OSC }}$
- $1=0.66 \times \mathrm{T}_{\mathrm{OSC}}$

PE1- Gauge 1 Enable-This bit enables or disables the output driver of Gauge 1.

- 0 = Disable
- 1 = Enable

PEO -Gauge 0 Enable-This bit enables or disables the output driver of Gauge 0 .

- $0=$ Disable
- 1 = Enable


## MAXIMUM VELOCITY REGISTER (VELR)

SI Address 001—Gauge Maximum Velocity Register is used to set a maximum velocity for each gauge. See Table 4.

Bits D7: D0 contain a position value from 1-255 representative of the table position value. The table value becomes the maximum velocity until it is changed to another value. If a maximum value is chosen greater than the maximum velocity in the acceleration table, the maximum table value will become the maximum velocity. If the motor is turning at a value greater than the new maximum, the motor will ignore the new value until the speed falls equal to, or below it. Velocity for each motor can be changed simultaneously, or independently, by writing D8 and/or D9 to a logic [1]. Bits D10: D12 must be at logic [0] for valid VELR commands.

Table 7. Maximum Velocity Register (VELR)

| Address: 001 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Write | 0 | 0 | 0 | V 9 | V 8 | V 7 | V 6 | V 5 | V 4 | V 3 | V 2 | V 1 | V0 |

These bits are write-only.

V12-V10 These bits must be transmitted as logic 0 for valid VELR commands

V9—Gauge 1 Velocity-Specifies whether the maximum velocity determined in the V7: V0 field will apply to Gauge 1.

- $0=$ Velocity does not apply to Gauge 1
- 1 = Velocity applies to Gauge 1

V8 - Gauge 0 Velocity-Specifies whether the maximum velocity specified in the V7: V0 field will apply to Gauge 0.

- $0=$ Velocity does not apply to Gauge 0
- 1 = Velocity applies to Gauge 0

V7-V0 Maximum Velocity—Specifies the maximum velocity position from the acceleration table. This velocity will remain the maximum of the intended gauge until changed by command.

Velocities can range from position 1 (00000001) to position 255 (11111111).

## GAUGE 0/1 POSITION REGISTER (POS0R, POS1R)

- SI Addresses 010—Gauge 0 Position Register receives writing when communicating the desired pointer positions.
- SI Address 011-Gauge 1 Position Register receives writing when communicating the desired pointer positions.
- Register bits D11: D0 receives writing when
communicating the desired pointer positions.
Commanded positions can range from 0 to 4095. The D12 bit must be at logic [0] for valid POS0R and POS1R commands.

Table 8. Gauge 0 Position Register (POSOR)

| Address: 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Write | 0 | P011 | P010 | P09 | P08 | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |

These bits are write-only.
P0 12-This bit must be transmitted as logic[0] for valid commands.

P0 11: P00—Desired pointer position of Gauge 0.

Pointer positions can range from 0 (000000000000) to position 4095 (111111111111). For a stepper motor requiring 12 microsteps per degree of pointer movement, the maximum pointer sweep is $341.25^{\circ}$.

Table 9. Gauge 1 Position Register (POS1R)

| Address: 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| Write | 0 | P011 | P010 | P09 | P08 | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |  |  |

These bits are write-only.
P0 12—This bit must be transmitted as logic[0] for valid commands.

P0 11: P00—Desired pointer position of Gauge 1.
Pointer positions can range from 0 ( 000000000000 ) to position 4095 (1111111111111). For a stepper motor requiring 12 microsteps per degree of pointer movement, the maximum pointer sweep is $341.25^{\circ}$.

## Gauge Return to Zero Register (RTZR)

SI Address 100—Gauge Return to Zero Register (RTZR), provided in Table 7, is written to return the gauge pointers to the zero position. During an RTZ event, the pointer is returned to zero using full steps where only one coil is driven at any point in time. The back ElectroMotive Force (EMF) signal present on the non-driven coil is integrated; its results are stored in an accumulator. Contents of this register's 15bit RTZ accumulator can be read eight bits at a time.

A logic [1] written to bit D1 enables a Return to Zero for Gauge 0 if D0 is logic [0], and Gauge 1 if D0 is 1 , respectively. Similarly, a logic [0] written to bit D1 disables a Return to Zero for Gauge 0 when D0 is logic [0], and Gauge 1 when D0 is 1 , respectively.

Bits D3 and D2 are used to determine which eight bits of the 15-bit RTZ accumulator are clocked out of the SO register as the 8 MSBs of the SO word. See Table 12. This feature
provides the flexibility to look at 15 bits of content with eight bits of the SO word. This 8-bit window can be dynamically changed while in the RTZ mode.
A logic [00], written to bits D3:D2, results in the RTZ accumulator bits 7:0, clocked out as SO bits D15:D8 respectively. Similarly, a logic [01] results in RTZ counter bits 11:4 clocked out and logic [10] delivers counter bits 14:8 as SO bits D14:D8 respectively. A logic [11] clocks out the same information as logic [10]. This feature allows the master to monitor the RTZ information regardless the size of the signal. Further, this feature is very useful during the determination of the accumulator offset to be loaded in for a motor and pointer combination. It should be noted, RTZ accumulator contents will reflect the data from the previous step. The first accumulator results to be read back during the first step will be 1111111111111111.
Bits D12:D5 must be at logic [0] for valid RTZR commands.

Bit D4 is used to enable an unconditional RTZ event. A logic [0] results in a typical RTZ event automatically stopping when a stall condition is detected. A logic [1] results in RTZ movement, stopping only if a logic [ 0 ] is written to bit DO. This feature is useful during development and characterization of RTZ requirements.

The register bits in Table 7 are write-only.

## Table 10. Return to Zero Register (RTZR)

| Address: 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Write | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RZ4 | RZ3 | RZ2 | RZ1 | RZo |

Table 11. RTZ Accumulator Bit Select

| D3 | D2 | RTZ Accumulator Bits To SO Bits <br> ST15:ST8 |
| :---: | :---: | :---: |
| 0 | 0 | $[7: 0]$ |
| 0 | 1 | $[11: 4]$ |
| 1 | 0 | $[14: 8]$ |
| 1 | 1 | $[14: 8]$ |

RZ12:RZ5— These bits must be transmitted as logic [0] for valid commands.

RZ4—This bit is used to enable an unconditional RTZ event.

- $0=$ Automatic Return to Zero
- 1 = Unconditional Return to Zero

RZ3:RZ2 - These bits are used to determine which eight bits of the RTZ accumulator will be clocked out via the SO pin. See Table 8.

RZ1—Return to Zero commands the selected gauge to return the pointer to zero position.

- $0=$ Return to Zero Disabled
- 1 = Return to Zero Enabled
to be commanded.
- $0=$ Selects Gauge 0
- 1 = Selects Gauge 1


## GAUGE RETURN TO ZERO CONFIGURATION REGISTER

SI Address 101-Gauge Return to Zero Configuration Register (RTZCR) is used to configure the Return to Zero Event. See Table 9. It is written to modify the step time, or rate; the pointer moves during an RTZ event. Also, the integration blanking time is adjustable with this command. Integration blanking time is the time immediately following the transition of a coil from a driven state to an open state in the RTZ mode. Finally, this command is used to adjust the threshold of the RTZ integration register.

The values used for this register will be chosen during development to optimize the RTZ for each application. Various resonance frequencies can occur due to the interaction between the motor and the pointer. This command permits moving the RTZ pointer speed away from these frequencies.

Bits D3: D0 determine the time spent at each full step during an RTZ event. The step time associated with each bit
combination is illustrated in Table 10. The default full step time is 21.25 ms (0101). If there are two full steps per degree of pointer movement, the pointer speed is: $1 /(\mathrm{FS} \times 2)^{\circ}$.

Bit D4 determines the provided blanking time immediately following a full step change, and before enabling the integration of the non-driven coil signal. The blanking time is either $512 \mu \mathrm{~s}$, when D4 is logic [0], or $768 \mu \mathrm{~s}$ when D4 is logic [1].

Detecting pointer movement is accomplished by integrating the back EMF present in the non-driven coil during the RTZ event. The integration circuitry is implemented using a Sigma-Delta converter resulting in a representative value in the 15-bit RTZ accumulator at the end of each full step. The value in the RTZ accumulator represents the change in flux and is compared to a threshold. Values above the threshold indicate a pointer is moving. Values below the threshold indicate a stalled pointer, thereby resulting in the cessation of the RTZ event.

The RTZ accumulator bits are signed and represented in two's complement. If the RTZR D3:D2 bits were written as 10 or 11, the ST14 bit corresponds to bit D14 of the RTZ accumulator, the sign bit. After a full step of integration, a sign

Table 12. RTZCR SI Register Assignment

These bits are write-only.
RC12:RC5- These bits determine the preloaded value into the RTZ integration accumulator to adjust the detection threshold.

Values range from -1 (00000000) to -4081 (11111111) provided in Table 11.

RC4—This bit determines the RTZ blanking time.
bit of 0 is the indicator of an accumulator exceeding the decision threshold of 0 , and the pointer is assumed to still be moving. Similarly, if the sign bit is logic [1] after a full step of integration, the accumulator value is negative and the pointer is assumed to be stopped. The integrator and accumulator are initialized after each full step.

Accurate pointer stall detection depends on a correctly preloaded accumulator for specific gauge, pointer, and full step combinations. Bits D12:D5 are used to offset the initial RTZ accumulator value, properly detecting a stalled motor. The initial accumulator value at the start of a full step of integration is negative. If the accumulator was correctly preloaded, a free moving pointer will result in a positive value at the end of the integration time. A stalled pointer results in a negative value. The preloaded values associated with each combination of bits D12:D5 are illustrated in Table 11. The accumulator should be loaded with a negative value resulting in a transition of the accumulator MSB to a logic [1] when the motor is stalled. After a power-up, or any reset in the Default mode, the 33991 device sets the accumulator value to -1 , resulting in an unconditional RTZ pointer movement.

| Address: 101 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Write | RC12 | RC11 | RC10 | RC9 | RC8 | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 |

- $0=512 \mu \mathrm{~s}$
- $1=768 \mu \mathrm{~s}$

RC3:RC0- These bits determine the full step time during an RTZ event, determining the pointer moving rate. Step times range from $4.86 \mathrm{~ms}(0000)$ to 62.21 ms (1111). Those are illustrated in Table 10. The default time is 21.25 ms (0101).

Table 13. RTZCR Full Step Time

| RC3 | RC2 | RC1 | RC0 | Full Step Time (ms) |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 4.86 |
| 0 | 0 | 0 | 1 | 4.86 |
| 0 | 0 | 1 | 0 | 8.96 |
| 0 | 0 | 1 | 1 | 13.06 |
| 0 | 1 | 0 | 0 | 17.15 |
| 0 | 1 | 0 | 1 | 21.25 |
| 0 | 1 | 1 | 0 | 25.34 |
| 0 | 1 | 1 | 1 | 29.44 |
| 1 | 0 | 0 | 0 | 33.54 |
| 1 | 0 | 0 | 1 | 37.63 |
| 1 | 0 | 1 | 0 | 41.73 |
| 1 | 0 | 1 | 1 | 45.82 |

Table 13. RTZCR Full Step Time

| RC3 | RC2 | RC1 | RC0 | Full Step Time (ms) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 49.92 |
| 1 | 1 | 0 | 1 | 54.02 |
| 1 | 1 | 1 | 0 | 58.11 |
| 1 | 1 | 1 | 1 | 62.21 |

Table 14. RTZCR Accumulator Offset

| RC12 | RC11 | RC10 | RC9 | RC8 | RC7 | RC6 | RC5 | Preload Value (PV) | Initial Accumulator Value = (-16xPV)-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | -17 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 | -33 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 | -49 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 | -65 |
| $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ |
| $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ |
| 1 | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | 255 | 4081 |

## SO COMMUNICATION

When the $\overline{\mathrm{CS}}$ pin is pulled low, the internal status word register is loaded into the output register and the fault data is clocked out MSB (OD15) first. Following a $\overline{C S}$ transition 0 to 1, the device determines if the message shift was of a valid length and if so, latches the data into the appropriate registers. A valid message length is one that is greater than 0 bits and a multiple of 16 bits. At this time, the SO pin is tristated and the Fault

Status Register is now able to accept new fault status information. If the message length was determined to be invalid, the status information is not cleared. It is transmitted again during the next SPI message.

Any bits clocked out of the SO pin after the first sixteen, is representative of the initial message bits clocked into the SI pin. That is due to the $\overline{\mathrm{CS}}$ pin first transitioned to a logic [0]. This feature is useful for daisy chaining devices as well as message verification.

Table 15. Status Output Register

|  | OD15 | OD14 | OD13 | OD12 | OD11 | OD10 | OD9 | OD8 | OD7 | OD6 | OD5 | OD4 | OD3 | OD2 | OD1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | ST15 | ST14 | ST13 | ST12 | ST11 | ST10 | ST9 | ST8 | ST7 | ST6 | ST5 | ST4 | ST3 | ST2 | ST1 |
| ST0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

These are read-only bits.
ST15:ST8- These bits represent the eight bits from the RTZ accumulator as determined by the status of bits RZ2 and RZ3 of the RTZR, defined in Table 8. These bits represent the integrated signal present on the non-driven coil during an RTZ event. These bits will be logic[0] after power-on reset, or after the RST pin transitions from logic [0] to [1]. After an RTZ event, they will represent the last RTZ accumulator result before the RTZ was stopped.

ST7—Calibrated clock out of Spec-A logic [1] on this bit indicates the clock count calibrated to a value outside of the expected range and given the tolerance specified by $\mathrm{T}_{\mathrm{CLC}}$ in the SPI Interface Timing Table.

- $0=$ Clock with in Specification
- 1 = Clock out of Specification

ST6—Under voltage or over voltage Indication-A logic
[1] on this bit indicates the $V_{\text {PWR }}$ voltage fell to a level below the $\mathrm{V}_{\text {PWRUV }}$, or it exceeded an upper limit of $\mathrm{V}_{\text {PWROV }}$, as
specified in the Static Electrical Characteristics Table, since the last SPI communication. An under voltage event is just flagged, while an over voltage event will automatically disable the driver outputs. Because the pointer may not be in the expected position, the master may want to re-calibrate the pointer position with a RTZ command after the voltage returns to a normal level. For an over voltage event, both gauges must be re-enabled as soon as this flag returns to logic [ 0 ]. The state machine continues to operate properly as long as $\mathrm{V}_{\mathrm{DD}}$ is within normal range.

- 0 = Normal range
- 1 = Battery voltage fell below $\mathrm{V}_{\text {PWRUV }}$, or exceeded $V_{\text {PWROV }}$
ST5-Gauge 1-Movement since last SPI
communication. A logic [1] on this bit indicates that the Gauge 1 pointer position has changed since the last SPI command. This allows the master to confirm the pointer is moving as commanded.
- $0=$ Gauge 1 position has not changed since the last SPI command
- 1 = Gauge 1 pointer position has changed since the last SPI command

ST4-Gauge 0-Movement since last SPI communication. A logic [1] on this bit indicates the Gauge 0 pointer position has changed since the last SPI command. The master confirms that the pointer is moving as commanded.

- $0=$ Gauge 0 position has not changed since the last SPI command
- 1 = Gauge 0 pointer position has changed since the last SPI command
ST3-RTZ1—Enabled successful or disabled. A logic [1] on this bit indicates Gauge 1 is in the process of returning to the zero position as requested with the RTZ command. This bit continues to indicate a logic [1] until the SPI message following a detection of the zero position, or the RTZ feature is commanded OFF using the RTZ message.
- $0=$ Return to Zero disabled
- 1 = Return to Zero enabled successful

ST2-RTZ0—Enabled successful or disabled. A logic [1] on this bit indicates Gauge 0 is in the process of returning to the zero position as requested with the RTZ command. This bit continues indicating a logic [1] until the SPI message following a detection of the zero position, or the RTZ feature is commanded OFF, using the RTZ message.

- $0=$ Return to Zero disabled
- 1 = Return to Zero enabled successful

ST1-Gauge 1 Junction over temperature. A logic [1] on this bit indicates coil drive circuitry dedicated to drive Gauge 1 exceeded the maximum allowable junction temperature since the last SPI communication. Additionally, the same indication signals the circuitry Gauge 1 is disabled. It is recommended the pointer be re-calibrated using the RTZ command after re-enabling the gauge using the PECR command. This bit remains logic [1] until the gauge is enabled.

- $0=$ Temperature within range
- 1 = Gauge 1 maximum allowable junction temperature condition has been reached
ST0-Gauge 0- Junction over temperature. A logic [1] on this bit indicates coil drive circuitry dedicated to drive Gauge 0 exceeded the maximum allowable junction temperature since the last SPI communication. Additionally, the same indication signals the circuitry Gauge 0 is disabled. It is recommended the pointer be re-calibrated using the RTZ command after re-enabling the gauge, using the PECR command. This bit remains logic [1] until the gauge is reenabled.
- $0=$ Temperature within range
- 1 = Gauge 0 maximum allowable junction temperature condition has been reached


## DEVICE FUNCTIONAL DESCRIPTION

## STATE MACHINE OPERATION

The two-phase stepper motor is defined as maximum velocity and acceleration, and deceleration. It is the purpose of the stepper motor state machine is to drive the motor with maximum performance, while remaining within the motor's velocity and acceleration constraints.

When commanded, the motor should accelerate constantly to the maximum velocity, then decelerate and stop at the desired position. During the deceleration phase, the motor should not exceed the maximum deceleration. A
required function of the state machine is to ensure the deceleration phase begins at the correct time, or position.

During normal operation, both stepper motor rotors are microstepped with 24 steps per electrical revolution. See Figure 6. A complete electrical revolution results in two degrees of pointer movement. There is a second and smaller state machine in the IC controlling these microsteps. This state machine receives clockwise or counter-clockwise index commands at intervals, stepping the motor in the appropriate direction by adjusting the current in each coil. Normalized values provided in Table 13.



Figure 7. Microstepping
Table 16. Coil Step Value

| STEP\# | ANGLE | SINE Angle* | SINE Current <br> Flow | 8-Bit Value <br> (DEC) | 8-Bit Value <br> (HEX) | COS Angle* | COS Current <br> Flow | 8-Bit Value <br> (DEC) | 8-Bit Value <br> (HEX) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | + | 0 | 0 | 1 | + | 255 | FF |
| 1 | 15 | 0.259 | + | 66 | 42 | 0.965 | + | 247 | F7 |
| 2 | 30 | 0.5 | + | 128 | 80 | 0.866 | + | 222 | DE |
| 3 | 45 | 0.707 | + | 181 | B5 | 0.707 | + | 181 | B5 |
| 4 | 60 | 0.866 | + | 222 | DE | 0.5 | + | 128 | 80 |
| 5 | 75 | 0.966 | + | 247 | F7 | 0.259 | + | 66 | 42 |
| 6 | 90 | 1 | + | 255 | FF | 0 | + | 0 | 0 |
| 7 | 105 | 0.966 | + | 247 | F7 | -0.259 | - | 66 | 42 |
| 8 | 120 | 0.866 | + | 222 | DE | -0.5 | - | 128 | 80 |
| 9 | 135 | 0.707 | + | 181 | B5 | -0.707 | - | 181 | B5 |
| 10 | 150 | 0.5 | + | 128 | 80 | -0.866 | - | 222 | DE |
| 11 | 165 | 0.259 | + | 66 | 42 | -0.966 | - | 247 | F7 |
| 12 | 180 | 0 | + | 0 | 0 | -1 | - | 255 | FF |
| 13 | 195 | -0.259 | - | 66 | 42 | -0.966 | - | 247 | F7 |
| 14 | 210 | -0.5 | - | 128 | 80 | -0.867 | - | 222 | DE |
| 15 | 225 | -0.707 | - | 181 | B5 | -0.707 | - | 181 | B5 |
| 16 | 240 | -0.866 | - | 222 | DE | -0.5 | - | 128 | 80 |
| 17 | 255 | -0.966 | - | 247 | F7 | -0.259 | - | 66 | 42 |
| 18 | 270 | -1 | - | 255 | FF | 0 | + | 0 | 0 |
| 19 | 285 | -0.966 | - | 247 | F7 | 0.259 | + | 66 | 42 |

Table 16. Coil Step Value

| 20 | 300 | -0.866 | - | 222 | DE | 0.5 | + | 128 | 80 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | 315 | -0.707 | - | 181 | B 5 | 0.707 | + | 181 | B5 |
| 22 | 330 | -0.5 | - | 128 | 80 | 0.866 | + | 222 | DE |
| 23 | 345 | -0.259 | - | 66 | 42 | 0.966 | + | 247 | F7 |

Notes * Denotes Normalized Values.

The motor is stepped by providing index commands at intervals. The time between steps defines the motor velocity, and the changing time defines the motor acceleration.

The state machine uses a table defining the allowed time steps, including the maximum velocity. A useful side effect of the table is, it also allows the direct determination of the position the velocity should reduce to allow the motor to stop at the desired position.

The motor equations of motion are generated as follows:
The units of position are steps, and velocity and acceleration are in steps/second, and steps/second ${ }^{2}$

From an initial position of 0 , with an initial velocity $u$, the motor position, $s$ at a time $t$ is

$$
s=u t+1 / 2 a t^{2}
$$

For unit steps, the time between steps is:

$$
\Rightarrow t=\frac{-u+\sqrt{u^{2}+2 a}}{a}
$$

This defines the time increment between steps when the motor is initially travelling at a velocity $\mu$. In the ROM, this time is quantized to multiples of the system clock by rounding upwards, ensuring acceleration never exceeds the allowed value. The actual velocity and acceleration is calculated from the time step actually used.

Using

$$
v^{2}=u^{2}+2 a s
$$

and

$$
v=u+a t
$$

and solving for $v$ in terms of $u, s$ and $t$ gives:

$$
v=2 / t-u
$$

The correct value of $t$ to use in this equation is the quantized value obtained above.

From these equations, a set of recursive equations can be generated to give the allowed time step between motor indexes when the motor is accelerating from a stop to its maximum velocity.

Starting from a position $p$ of 0 , and a velocity $v$ of 0 , these equations define the time interval between steps at each position. To drive the motor at maximum performance, index commands are given to the motor at these intervals. A table is generated giving the time step $\Delta t$ at an index position $n$.

$$
\Delta t_{n}=\left\lceil\frac{-v_{n-1}+\sqrt{v_{n-1}^{2}+2 a}}{a}\right]_{, \text {where }}\lceil \rceil_{\text {indicates }}
$$

rounding up.

$$
v_{n}=2 / \Delta t_{n}-v_{n-1}
$$

Note: $P_{\mathrm{n}}=n$
This means: on the $n$th step, the motor indexed by $n$ positions and is accelerating steadily at the maximum allowed rate. This is critical because it also indicates the minimum distance the motor must travel while decelerating to a stop. For example, the stopping distance is also equal to the current value of $n$.

The algorithm to drive the motor is similar to:

- While the motor is stopped, wait until a command is received.
- Send index pulses to the motor at an ever-increasing rate, according to the time steps in Table 13 until:
- The maximum velocity is reached; at this point the time intervals stop decreasing
or:
- The distance remaining to travel is less than the current index in the table. At this point, the stopping distance is equal to the remaining distance, ensuring it will stop at the required position, the motor must begin decelerating.
An example of the table for a particular motor is provided in Table 14. This motor's maximum speed is 4800 microsteps/s (at 12 microsteps/degrees), and its maximum acceleration is 54000 microsteps $/ \mathrm{s}^{2}$. The table is quantized to a 1 MHz clock.

Table 17. Velocity Ramp
$\left.\begin{array}{|c|c|c|c|c|c|c|c|c|}\hline \begin{array}{c}\text { Velocity } \\ \text { Position }\end{array} & \begin{array}{c}\text { Time Between } \\ \text { Steps }(\mu \mathbf{s})\end{array} & \begin{array}{c}\text { Velocity } \\ (\mu \text { Steps/s) }\end{array} & \begin{array}{c}\text { Velocity } \\ \text { Position }\end{array} & \begin{array}{c}\text { Time Between } \\ \text { Steps }(\mu \mathbf{s})\end{array} & \begin{array}{c}\text { Velocity } \\ (\mu \text { Steps/s) }\end{array} & \begin{array}{c}\text { Velocity } \\ \text { Position }\end{array} & \begin{array}{c}\text { Time Between } \\ \text { Steps }(\mu \mathbf{\mu})\end{array} \\ \hline 0 & 0 & 0.00 & 72 & 363 & 2771.81 & 144 & 255 \\ \hline(\mu \text { Steps/s) }\end{array}\right\}$

Table 17. Velocity Ramp (continued)

| Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity <br> ( $\mu$ Steps/s) | Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity ( $\mu$ Steps/s) | Velocity Position | Time Between Steps ( $\mu \mathrm{s}$ ) | Velocity ( $\mu$ Steps/s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 26 | 615 | 1647.70 | 98 | 310 | 3238.97 | 170 | 235 | 4273.98 |
| 27 | 603 | 1680.15 | 99 | 309 | 3255.60 | 171 | 234 | 4286.60 |
| 28 | 592 | 1711.99 | 100 | 307 | 3272.14 | 172 | 234 | 4299.17 |
| 29 | 581 | 1743.24 | 101 | 306 | 3288.60 | 173 | 233 | 4311.72 |
| 30 | 571 | 1773.95 | 102 | 304 | 3304.98 | 174 | 232 | 4324.22 |
| 31 | 561 | 1804.13 | 103 | 303 | 3321.28 | 175 | 232 | 4336.69 |
| 32 | 552 | 1833.82 | 104 | 301 | 3337.50 | 176 | 231 | 4349.13 |
| 33 | 543 | 1863.04 | 105 | 300 | 3353.64 | 177 | 230 | 4361.53 |
| 34 | 534 | 1891.80 | 106 | 298 | 3369.70 | 178 | 230 | 4373.89 |
| 35 | 526 | 1920.13 | 107 | 297 | 3385.69 | 179 | 229 | 4386.22 |
| 36 | 519 | 1948.05 | 108 | 295 | 3401.60 | 180 | 228 | 4398.51 |
| 37 | 511 | 1975.58 | 109 | 294 | 3417.44 | 181 | 228 | 4410.77 |
| 38 | 504 | 2002.72 | 110 | 293 | 3433.21 | 182 | 227 | 4423.00 |
| 39 | 497 | 2029.51 | 111 | 291 | 3448.90 | 183 | 226 | 4435.19 |
| 40 | 491 | 2055.94 | 112 | 290 | 3464.52 | 184 | 226 | 4447.35 |
| 41 | 485 | 2082.04 | 113 | 289 | 3480.07 | 185 | 225 | 4459.47 |
| 42 | 479 | 2107.82 | 114 | 287 | 3495.55 | 186 | 225 | 4471.57 |
| 43 | 473 | 2133.28 | 115 | 286 | 3510.97 | 187 | 224 | 4483.63 |
| 44 | 467 | 2158.45 | 116 | 285 | 3526.32 | 188 | 223 | 4495.65 |
| 45 | 462 | 2183.32 | 117 | 284 | 3541.60 | 189 | 223 | 4507.65 |
| 46 | 457 | 2207.92 | 118 | 282 | 3556.81 | 190 | 222 | 4519.61 |
| 47 | 452 | 2232.24 | 119 | 281 | 3571.96 | 191 | 222 | 4531.55 |
| 48 | 447 | 2256.30 | 120 | 280 | 3587.05 | 192 | 221 | 4543.45 |
| 49 | 442 | 2280.11 | 121 | 279 | 3602.07 | 193 | 220 | 4555.32 |
| 50 | 437 | 2303.67 | 122 | 278 | 3617.03 | 194 | 220 | 4567.15 |
| 51 | 433 | 2326.99 | 123 | 277 | 3631.93 | 195 | 219 | 4578.96 |
| 52 | 429 | 2350.09 | 124 | 275 | 3646.77 | 196 | 219 | 4590.74 |
| 53 | 425 | 2372.95 | 125 | 274 | 3661.54 | 197 | 218 | 4602.49 |
| 54 | 420 | 2395.60 | 126 | 273 | 3676.26 | 198 | 218 | 4614.21 |
| 55 | 417 | 2418.04 | 127 | 272 | 3690.92 | 199 | 217 | 4625.89 |
| 56 | 413 | 2440.27 | 128 | 271 | 3705.52 | 200 | 216 | 4637.55 |
| 57 | 409 | 2462.30 | 129 | 270 | 3720.07 | 201 | 216 | 4649.18 |
| 58 | 405 | 2484.13 | 130 | 269 | 3734.56 | 202 | 215 | 4660.78 |
| 59 | 402 | 2505.77 | 131 | 268 | 3748.99 | 203 | 215 | 4672.36 |
| 60 | 398 | 2527.23 | 132 | 267 | 3763.36 | 204 | 214 | 4683.90 |
| 61 | 395 | 2548.51 | 133 | 266 | 3777.68 | 205 | 214 | 4695.41 |
| 62 | 392 | 2569.61 | 134 | 265 | 3791.95 | 206 | 213 | 4706.90 |
| 63 | 389 | 2590.54 | 135 | 264 | 3806.17 | 207 | 213 | 4718.36 |

Table 17. Velocity Ramp (continued)

| Velocity <br> Position | Time Between <br> Steps $(\mu \mathbf{s})$ | Velocity <br> $(\mu$ Steps/s $)$ | Velocity <br> Position | Time Between <br> Steps $(\mu \mathbf{s})$ | Velocity <br> $(\mu$ Steps/s $)$ | Velocity <br> Position | Time Between <br> Steps $(\mu \mathbf{s})$ | Velocity <br> $(\mu$ Steps/s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 64 | 385 | 2611.30 | 136 | 263 | 3820.33 | 208 | 212 | 4729.79 |
| 65 | 382 | 2631.90 | 137 | 262 | 3834.44 | 209 | 212 | 4741.19 |
| 66 | 379 | 2652.34 | 138 | 261 | 3848.49 | 210 | 211 | 4752.57 |
| 67 | 376 | 2672.62 | 139 | 260 | 3862.50 | 211 | 211 | 4763.92 |
| 68 | 374 | 2692.75 | 140 | 259 | 3876.45 | 212 | 210 | 4775.24 |
| 69 | 371 | 2712.73 | 141 | 258 | 3890.36 | 213 | 210 | 4786.53 |
| 70 | 368 | 2732.56 | 142 | 257 | 3904.22 | 214 | 209 | 4797.80 |
| 71 | 366 | 2752.25 | 143 | 256 | 3918.02 | 215 | 209 | 4800.00 |

## INTERNAL CLOCK CALIBRATION

Timing related functions on the 33991 (e.g., pointer velocities, acceleration and Return To Zero Pointer speeds) depend upon a precise, consistent time reference to control the pointer accurately and reliably. Generating accurate time references on an Integrated Circuit can be accomplished; however, they tend to be costly due to the large amount of die area required for trim pads and the associated trim procedure. One possibility to reduce cost is an externally generated clock signal. Another inexpensive approach would require the use of an additional crystal or resonator.

The internal clock in the 33991 is temperature independent and area efficient; however, it can vary by as much as +70 to -35 percent due to process variation. Using the existing SPI inputs and the precision timing reference already available to the controller, the 33991 allows clock calibration to within $\pm 10$ percent.

Calibrating the internal 1 MHz clock will be initiated by writing a logic [1] to PECR bit D3. See Figure 7. The $8 \mu \mathrm{~s}$ calibration pulse is provided by the controller. It ideally results
in an internal 33991 clock speed of 1 MHz . The pulse is sent on the $\overline{\mathrm{CS}}$ pin immediately after the SPI word is launched. No other SPI lines must be toggled. At the moment the $\overline{\mathrm{CS}}$ pin transitions from logic [1] to [0], an internal 7-bit counter counts the number of cycles of an internal, non-calibrated, and temperature independent, 8 MHz clock. The counter stops when the $\overline{\mathrm{CS}}$ pin transitions from logic [0] to logic [1]. The value in the counter represents the number of cycles of the 8 MHz clock occurring in the $8 \mu \mathrm{~s}$ window; it should range from 32 to 119. An offset is added to this number to help center, or skew the calibrated result to generate a desired maximum or nominal frequency. The modified counter value is truncated by four bits to generate the calibration divisor, ranging from four to 15 . The 8 MHz clock is divided by the calibration divisor, resulting in a calibrated 1 MHz clock. If the calibration divisor lies outside the range of four to 15 , the 33991 flags the ST7 bit, indicating the calibration procedure was not successful. A clock calibration is allowed only if the gauges are disabled or the pointers are not moving, indicated by status bits ST4 and ST5.


Figure 8. Gauge Enable and Clock Calibration Example

Some applications may require a guaranteed maximum pointer velocity and acceleration. Guaranteeing these maximums requires nominal internal clock frequency falls below 1 MHz . The frequency range of the calibrated clock is always below 1 MHz if PECR bit D4 is logic [0] when initiating a calibration command, followed by an $8 \mu$ s reference pulse. The frequency will be centered at 1 MHz if bit D 4 is logic [1].

The 33991 can be deceived into calibrating faster or slower than the optimal frequency by sending a calibration
pulse longer or shorter than the intended $8 \mu \mathrm{~s}$. As long as the count remains between four and 15 , there will be no clock calibration flag. For applications requiring a slower calibrated clock, i.e., a motor designed with a gear ratio of 120:1 (8 microsteps/degrees), a longer calibration pulse is required. The device allows a SPI selectable slowing of the internal oscillator, using the PECR command, so the calibration divisor safely falls within the four to 15 range when calibrating
with a longer time reference. For example, for the $120: 1$ motor, the pulse would be $12 \mu \mathrm{~s}$ instead
of $8 \mu \mathrm{~s}$. The result of this slower calibration will result in the longer step times necessary to generate pointer movements meeting acceleration and velocity requirements. The resolution of the pointer positioning decreases from $0.083^{\circ} /$ microstep (180:1) to $0.125^{\circ} /$ microstep (120:1). The pointer sweep range increases from approximately $340^{\circ}$ to over $500^{\circ}$.

Note: Be aware a fast calibration could result in violations of the motor acceleration and velocity maximums, resulting in missed steps.

## POINTER DECELERATION WAVESHAPING

Constant acceleration and deceleration of the pointer results in choppy movements when compared to air core movements. Air core behavior can be simulated with appropriate wave- shaping during deceleration only. This shaping can be accomplished by adding repetitive steps at several of the last step values. An example is illustrated in Figure 8.


Figure 9. Deceleration Waveshaping

## RETURN TO ZERO CALIBRATION

Many stepper motor applications require the integrated circuit (IC) detect when the motor is stalled after commanded to return to the zero position for calibration purposes. Stalling occurs when the pointer hits the end stop on the gauge bezel, usually at the zero position. It is important when the pointer reaches the end stop it immediately stops without bouncing away from the stop.

The 33991 device provides the ability to automatically, and independently return each of the two pointers to the zero position via the RTZR and RTZCR SPI commands. During an RTZ event, all commands related to the gauge that is being returned are ignored, except when the RTZR bit D1 is used to disable the event, or when the RTZR bits D3 and D2 are changed in order to look at different RTZ accumulator bits. Once an RTZ event is initiated, the device reports back via the SO pin, indicating an RTZ is underway.

The RTZCR command is used to set the RTZ pointer speed, choose an appropriate blanking time and preload the integration accumulator with an appropriate offset. Reaching the end stop, the device reports the RTZ success to the micro controller via the SO pin. The RTZ automatically disables, allowing other commands to be valid. In the event the master determines an RTZ sequence is not working properly, for example the RTZ taking too long, it can disable the command via the RTZR bit D1.

RTZCR bits D12:D5 are written to preload the accumulator with a predetermined value assuring an accurate pointer stall
detection. This preloaded value is determined during application development by disabling the automatic shutdown feature of the device with the RTZR bit D4. This operating mode allows the master to monitor the RTZ event, using the accumulator information available in the SO status bits D15: D8. Once the optimal value is determined, the RTZ event can be turned OFF using the RTZR bit D1.

During an RTZ event, the pointer is returned counterclockwise (CCW) using full steps at a constant speed determined by the RTZCR D3:D0 bits during RTZ configuration. See Figure 9. Full steps are used because only one coil of the motor is being driven at any time. The coil not being driven is used to determine whether the pointer is moving. If the pointer is moving, a back EMF signal can be processed and detected in the non-driven coil. This is achieved by integrating the signal present on an opened end of the non-driven coil while grounding the opposite end.

The IC automatically prepares the non-driven coil at each step, waits for a predetermined blanking time, then processes the signal for the duration of the full step. When the pointer reaches the stop and no longer moves, the dissipating back EMF is detected. The processed results are placed in the RTZ accumulator, then compared to a decision threshold. If the signal exceeds the decision threshold, the pointer is assumed to be moving. When the threshold value is not exceeded, the drive sequence is stopped if RTZR bit D4 is logic [0]. If bit D4 is logic [1], the RTZ movement will

