## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# High Speed, Integrated Ultrasound Driver IC 

## Features

- Drives two ultrasound transducer channels
- Generates 5-level waveform
- Drives 12 high voltage MOSFETs
- $\pm 2.0 \mathrm{~A}$ source and sink peak current
- Up to 20 MHz output frequency
- 12V/ns slew rate
- $\pm 3 \mathrm{~ns}$ matched delay times
- Second harmonic is less than -40dB
- Two separate gate drive voltages
- 1.8 to 3.3 V CMOS logic interface


## Applications

- Medical ultrasound imaging
- Piezoelectric transducer drivers
- Non-Destructive Testing (NDT)
- Metal flaw detection
- Sonar transmitter


## General Description

The Supertex MD1711 is an IC for a two-channel, 5-level, high voltage and high speed transmitter driver. It is designed for medical ultrasound imaging applications, but can also be used for metal flaw detection, Non-Destructive Testing (NDT), and for driving piezoelectric transducers.

The MD1711 is a two-channel logic controller circuit with low impedance MOSFET gate drivers. There are two sets of control logic inputs, one for channel $A$ and one for channel $B$. Each channel consists of three pairs of MOSFET gate drivers. These drivers are designed to match the drive requirements of the Supertex TC6320. The MD1711 drives six TC6320s. Each pair consists of an N -channel and a P-channel MOSFET. They are designed to have the same impedance and can provide peak currents of over 2.0amps.

## Typical Application Circuit



## Ordering Information

| Part Number | Package Options | Packing |
| :--- | :--- | :--- |
| MD1711FG-G | 48-Lead LQFP | 250/Tray |
| MD1711FG-G M931 | 48-Lead LQFP | 3000/Reel |
| MD1711K6-G | 48-Lead (7x7mm) QFN | 250/Tray |
| MD1711K6-G M933 | 48-Lead (7x7mm) QFN | 2000/Reel |

-G denotes a lead (Pb)-free / RoHS compliant package

## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{LL}}$ logic supply voltage | -0.5 V to +5.5 V |
| $\mathrm{AV}_{\mathrm{DD}} 1, \mathrm{DV}_{\mathrm{DD}} 1$, positive gate drive supply | -0.5 V to +15 V |
| $\mathrm{DV}_{\mathrm{DD}} 2$, positive gate drive supply | -0.5 V to +15 V |
| $\mathrm{AV}_{\mathrm{SS}}, \mathrm{DV}_{\mathrm{SS}}$, negative gate drive supply | -15 V to +0.5 V |
| Operating temperature range | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation | 1.2 W |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Typical Thermal Resistance

| Package | $\boldsymbol{\theta}_{\text {ja }}$ |
| :--- | :--- |
| 48-Lead LQFP | $52^{\circ} \mathrm{C} / \mathrm{W}$ |
| 48 -Lead QFN | $18^{\circ} \mathrm{C} / \mathrm{W}$ |

## Pin Configuration



48-Lead LQFP (top view)

Package Marking


YY = Year Sealed WW = Week Sealed
L = Lot Number C = Country of Origin* A = Assembler ID*
$\qquad$ = "Green" Packaging
*May be part of top marking

Package may or may not include the following marks: Si or 47 48-Lead LQFP


Package may or may not include the following marks: Si or (\$i)
48-Lead QFN

Operating Supply Voltages and Currents
(Over operating conditions unless otherwise specified, $A V_{D D} 1=D V_{D D} 1=D V_{D D} 2=10 \mathrm{~V}, A V_{S S}=D V_{S S}=-10 \mathrm{~V}, V_{L L}=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{LL}}$ | Logic supply | +1.8 | +3.3 | +5.0 | V | --- |
| $\mathrm{AV}_{\mathrm{DD} 1}$ | Positive drive bias supply | +8.0 | +10.0 | +12.6 | V | --- |
| $D V_{\text {DD } 1}$ | Positive gate drive supply | +4.75 | - | +12.60 | V | --- |
| DV ${ }_{\text {DD2 }}$ | Positive gate drive supply | +4.75 | - | +12.60 | V | --- |
| $\mathrm{AV}_{\mathrm{ss},} \mathrm{DV}_{\text {ss }}$ | Negative gate drive and bias supply | -12.0 | -10.0 | -8.0 | V | --- |
| $I_{\text {VLI }}$ | Logic supply current | - | 2.0 | - | mA | All channels on at 5.0 Mhz , no load |
| $\mathrm{I}_{\text {AvDD } 1}$ | Positive bias current | - | 5.0 | - |  |  |
| $\mathrm{I}_{\text {Avss \& }} \mathrm{l}_{\text {DVss }}$ | Negative drive and bias supply current | - | 20 | - |  |  |
| $\mathrm{I}_{\text {DVDD } 1}$ | Positive drive current 1 | - | 55 | - |  |  |
| $\mathrm{I}_{\text {DVDD2 }}$ | Positive drive current 2 | - | 13 | - | mA | All channels on at 5.0 Mhz , $D_{\text {vod }} 2=5.0$, no load |

Operating Supply Voltages and Currents (cont.)
(Over operating conditions unless otherwise specified, $A V_{D D} 1=D V_{D D} 1=D V_{D D} 2=10 \mathrm{~V}, A V_{S S}=D V_{S S}=-10 \mathrm{~V}, V_{L L}=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {AVDD1Q }}$ | $\mathrm{V}_{\text {AVDD }} 1$ quiescent current | - | 2.0 | - | mA |  |
| $\mathrm{I}_{\text {AVSSQ }}$ | $\mathrm{V}_{\text {AVSS }}$ quiescent current | - | 0.75 | - | mA | EN = low, All inputs low or |
| $\mathrm{I}_{\mathrm{DVDD1Q}}$ | $\mathrm{~V}_{\text {DVDD }} 1$ quiescent current | - | - | 10 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I}_{\text {DVDD2Q }}$ | $\mathrm{V}_{\text {DVDD }} 2$ quiescent current | - | - | 10 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I}_{\mathrm{VLLQ}}$ | Logic supply current | - | 1.0 | - | mA |  |

## DC Electrical Characteristics

(Over operating conditions unless otherwise specified, $A V_{D D} 1=D V_{D D} 1=D V_{D D} 2=10 \mathrm{~V}, A V_{S S}=D V_{S S}=-10 \mathrm{~V}, V_{L L}=3.3 \mathrm{~V}, T_{A}=0$ to $70^{\circ} \mathrm{C}$ )

## P-Channel Gate Driver Outputs

| $R_{\text {SINK }}$ | Output sink resistance | - | - | 6.0 | $\Omega$ | $I_{\text {SINK }}=100 \mathrm{~mA}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| $R_{\text {SOURCE }}$ | Output source resistance | - | - | 6.0 | $\Omega$ | $I_{\text {SOURCE }}=100 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {SINK }}$ | Peak output sink current | - | 2.0 | - | A | --- |
| $\mathrm{I}_{\text {SOURCE }}$ | Peak output source current | - | 2.0 | - | A | --- |

## N-Channel Gate Driver Outputs

| $R_{\text {SINK }}$ | Output sink resistance | - | - | 10 | $\Omega$ | $I_{\text {SINK }}=100 \mathrm{~mA}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| $R_{\text {SOURCE }}$ | Output source resistance | - | - | 10 | $\Omega$ | $I_{\text {SOURCE }}=100 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {SINK }}$ | Peak output sink current | - | 1.5 | - | A | --- |
| $\mathrm{I}_{\text {SOURCE }}$ | Peak output source current | - | 1.5 | - | A | --- |

## Logic Inputs

| $\mathrm{V}_{\mathrm{IH}}$ | Input logic high voltage | $0.8 \mathrm{~V}_{\mathrm{LL}}$ | - | $\mathrm{V}_{\mathrm{LL}}$ | V | --- |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{IL}}$ | Input logic low voltage | 0 | - | $0.2 \mathrm{~V}_{\mathrm{LL}}$ | V | --- |
| $\mathrm{I}_{\mathrm{IH}}$ | Input logic high current | - | - | 1.0 | $\mu \mathrm{~A}$ | --- |
| $\mathrm{I}_{\mathrm{IL}}$ | Input logic low current | -1.0 | - | - | $\mu \mathrm{A}$ | --- |

## AC Electrical Characteristics

(Over operating conditions unless otherwise specified, $A V_{D D} 1=D V_{D D} 1=D V_{D D}=10 \mathrm{~V}, A V_{S S}=D V_{S S}=-10 \mathrm{~V}, V_{L L}=3.3 \mathrm{~V}, T_{A}=0$ to $70^{\circ} \mathrm{C}$ )

| $\mathrm{f}_{\mathrm{OUT}}$ | Output frequency range | - | - | 20 | MHz | --- |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{t}_{\mathrm{PH}}$ | Propagation delay when <br> output is from low to high | - | 19 | - | ns | No load, See timing diagram |
| $\mathrm{t}_{\mathrm{PL}}$ | Propagation delay when <br> output is from high to low | - | 19 | - | ns | No load, See timing diagram |
| $\mathrm{t}_{\mathrm{r}}$ | Output rise time | - | 8.0 | - | ns | 1000 pF load, see timing <br> diagram |
| $\mathrm{t}_{\mathrm{f}}$ | Output fall time | - | 8.0 | - | ns | 1000 pF load, see timing <br> diagram |
| $\Delta \mathrm{t}_{\mathrm{DM}}$ | Delay time matching | - | - | $\pm 3.0$ | ns | No load, from device to device |
| $\Delta \mathrm{t}_{\mathrm{DLAY}}$ | Output jitter | 30 | - | ps | Standard deviation of $\mathrm{t}_{\mathrm{D}}$ <br> samples (1k) |  |

## AC Electrical Characteristics (cont.)

(Over operating conditions unless otherwise specified, $A V_{D D} 1=D V_{D D} 1=D V_{D D} 2=10 \mathrm{~V}, A V_{S S}=D V_{S S}=-10 \mathrm{~V}, V_{L L}=3.3 \mathrm{~V}, T_{A}=0$ to $70^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Min | Comments |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| SR | Output slew rate | - | 12 | - | V/ns | Measured at TC6320 output <br> with $100 \Omega$ load |
| HD2 | $2^{\text {nd }}$ harmonic distortion | - | -40 | - | dB |  |

## Power-Up Sequence

| Step | Connection | Description |
| :---: | :--- | :--- |
| 1 | $A V_{S S}, D V_{S S}$ | Negative gate drive supply and substrate bias |
| 2 | $\mathrm{~V}_{\mathrm{LL}}, A \mathrm{~V}_{\mathrm{DD}} 1, D \mathrm{~V}_{\mathrm{DD}} 1 \& D \mathrm{~V}_{\mathrm{DD}} 2$ | Logic supply, positive gate drive supply and bias |

## Test Circuit for Channel A



Truth Table for Channels A and B (For SEL = L)

| Logic Control Inputs |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{pP}} 1$ to $\mathrm{V}_{\text {NN }} 1$ Output |  | $\mathrm{V}_{\mathrm{PP}} 2$ to $\mathrm{V}_{\mathrm{NN}} 2$ Output |  | $\mathrm{V}_{\mathrm{PP}} 3$ to $\mathrm{V}_{\mathrm{NN}} 3$ Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEL | EN | HVEN1/ POS2 | $\begin{aligned} & \text { HVEN2/ } \\ & \text { NEG2 } \end{aligned}$ | Clamp | $\begin{aligned} & \hline \text { POS/ } \\ & \text { POS1 } \end{aligned}$ | $\begin{aligned} & \text { NEG/ } \\ & \text { NEG1 } \end{aligned}$ | HV $\mathrm{out}^{\text {P1 }}$ | $\mathrm{HV}_{\text {OUT }} \mathrm{N} 1$ | HV ${ }_{\text {OUT }} \mathrm{P}^{\text {2 }}$ | HV ${ }_{\text {OUT }}{ }^{\text {N2 }}$ | HV OUT $^{\text {P3 }}$ | $\mathrm{HV}_{\text {OUT }}{ }^{\text {N3 }}$ |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | OFF |  | OFF |  | ON | ON |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 |  |  | ON | ON |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |  |  | ON | ON |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |  | OFF | OFF |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | OFF |  |  |  | OFF |  | OFF |  |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | OFF |  | OFF | OFF | ON | ON |  |  |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |  | OFF | ON | OFF | OFF |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |  | ON | OFF | OFF | OFF |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 |  |  | OFF | OFF | OFF | OFF |  |  |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | OFF |  | OFF |  | OFF |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | OFF | OFF | OFF |  | ON | ON |  |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | OFF | ON |  |  | OFF | OFF |  |  |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | ON | OFF |  |  | OFF | OFF |  |  |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | OFF | OFF |  |  | OFF | OFF |  |  |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | OFF |  | OFF |  | OFF |  |  |  |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | OFF |  | OFF |  | OFF |  |  |  |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | OFF |  | OFF |  | OFF |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
| 0 | 0 | X | X | X | X | X | OFF |  | OFF |  | OFF |  |  |  |

Truth Table for Channels A and B (For SEL = H)

| Logic Control Inputs |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{PP}} 1$ to $\mathrm{V}_{\text {NN }} 1$ Output |  | $\mathrm{V}_{\mathrm{PP}} 2$ to $\mathrm{V}_{\mathrm{NN}} 2$ Output |  | $\mathrm{V}_{\mathrm{PP}} 3$ to $\mathrm{V}_{\text {NN }} 3$ Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEL | EN | Clamp | HVEN1/ POS2 | HVEN2/ NEG2 | $\begin{aligned} & \hline \text { POSI } \\ & \text { POS1 } \end{aligned}$ | $\begin{aligned} & \text { NEG/ } \\ & \text { NEG1 } \end{aligned}$ | HV ${ }_{\text {OUT }} \mathrm{P}^{\text {1 }}$ | $\mathrm{HV}_{\text {out }}{ }^{\text {N1 }}$ | HV ${ }_{\text {out }}{ }^{\text {P2 }}$ | HV ${ }_{\text {out }}{ }^{\text {N2 }}$ | HV ${ }_{\text {out }}{ }^{\text {P3 }}$ | HV ${ }_{\text {OuT }} \mathrm{N} 3$ |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | OFF | OFF | OFF | OFF | OFF |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | OFF | ON |  |  |  |  |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | ON | OFF |  |  |  |  |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | ON | ON |  |  |  |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | OFF | OFF | OFF | ON | OFF |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | OFF | ON |  |  |  |  |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | ON | OFF |  |  |  |  |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | ON | ON |  |  |  |  |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | OFF | OFF | ON | OFF | OFF |  |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | OFF | ON |  |  |  |  |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | ON | OFF |  |  |  |  |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | ON | ON |  |  |  |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | OFF | OFF | ON | ON | OFF |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | OFF | ON |  |  |  |  |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | ON | OFF |  |  |  |  |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | ON | ON |  |  |  |  |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | OFF | OFF | OFF | OFF | ON |  |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | OFF | ON |  |  |  |  |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | ON | OFF |  |  |  |  |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | ON | ON |  |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | OFF | OFF | OFF | ON | ON |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | OFF | ON |  |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | ON | OFF |  |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | ON | ON |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | OFF | OFF | ON | OFF | ON |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | OFF | ON |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | ON | OFF |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | ON | ON |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | OFF | OFF | ON | ON | ON |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | OFF | ON |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | ON | OFF |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | ON | ON |  |  |  |  |
| 1 | 0 | X | X | X | X | X | OFF | OFF | OFF | OFF |  | F |

## Timing Diagram



## Block Diagram



## Pin Description

| Pin \# | Name | Description |
| :---: | :---: | :---: |
| 1 | POSA / POS1A | Logic input control for channel A. When SEL $=L$, the pin is POSA. When SEL $=H$, the pin is POS1A. |
| 2 | NEGA / NEG1A | Logic input control for channel A. When SEL = L, the pin is NEGA. When SEL $=H$, the pin is NEG1A. |
| 3 | HVEN1A/ POS2A | Logic input control for channel A. When SE $L=L$, the pin is HVEN1A. When SEL $=H$, the pin is POS2A. |
| 4 | HVEN2A / NEG2A | Logic input control for channel A. When SEL = L, the pin is HVEN2A. When SEL = H, the pin is NEG2A. |
| 5 | CLAMPA | Used with SEL = H. Logic input control for OUT-PA3 and OUT-NA3. Connect to ground when SEL = L. |
| 6 | $\mathrm{AV}_{\text {DD }}{ }^{1}$ | Supplies analog circuitry portion of the gate driver. Should be at the same potential as $D V_{D D} 1$. |
| 7 | AGND | Analog Ground. |
| 8 | CLAMPB | Used with SEL = H. Logic input control for OUT-PB3 and OUT-NB3. Connect to ground when SEL = L. |
| 9 | HVEN2B / NEG2B | Logic input control for channel B. When SEL = L, the pin is HVEN2B. When SEL $=\mathrm{H}$, the pin is NEG2B. |
| 10 | HVEN1B / POS2B | Logic input control for channel B. When SEL = L, the pin is HVEN1B. When SEL $=\mathrm{H}$, the pin is POS2B. |
| 11 | NEGB / NEG1B | Logic input control for channel $B$. When SEL $=L$, the pin is NEGB. When SEL $=H$, the pin is NEG1B. |
| 12 | POSB / POS1B | Logic input control for channel $B$. When SEL $=L$, the pin is POSB. When SEL $=H$, the pin is POS1B. |
| 13 | SEL | Logic input select. See truth tables for SEL = L and SEL = H. |
| 14 |  | Negative driver supply for OUT-PA3, OUT-PB3 and bias circuits. They are also connected |
| 15 | SS | to the IC substrate. They are required to connect to the most negative potential of voltage supplies. |
| 16 | DVSS | Gate drive supply voltage for OUT-PA3 and OUT-PB3. Supplies digital circuitry portion and the main Output stage. Should be at the same potential as AVSS. |
| 17 | OUT-PB3 | Output P-Channel gate driver for channel B. |
| 18 | DGND | Digital Ground. |
| 19 | $D V_{\text {DD }}{ }^{1}$ | Gate drive supply voltage. Supplies digital circuitry portion of the gate driver and the main output stage for OUT-PA2, OUT-NA2, OUT-NA3, OUT-PB2, OUT-NB2, and OUT-NB3. Should be at the same potential as $\mathrm{AV}_{\mathrm{DD}} 1$. |
| 20 | OUT-PB2 | Output P-Channel gate driver for channel B. |
| 21 | $D V_{\text {DD }}{ }^{2}$ | Gate drive supply voltage. Supplies digital circuitry portion of the gate driver and the main output stage for OUT-PA1, OUT-NA1, OUT-PB1, and OUT-NB1. Can be at a different potential than $\mathrm{DV}_{\mathrm{DD}} 1$. |
| 22 | OUT-PB1 | Output P-Channel gate driver for channel B. |
| 23 | N/C | No connect. |
| 24 | OUT-NB1 | Output N-Channel gate driver for channel B. |
| 25 | $D V_{\text {DD }}{ }^{2}$ | Gate drive supply voltage. Supplies digital circuitry portion of the gate driver and the main output stage for OUT-PA1, OUT-NA1, OUT-PB1, and OUT-NB1. Can be at a different potential than $\mathrm{DV}_{\mathrm{DD}} 1$. |


| Pin \# | Name | Description |
| :---: | :---: | :---: |
| 26 | DGND | Digital Ground. |
| 27 | OUT-NB2 | Output N-Channel gate driver for channel B |
| 28 | $D V_{\text {DD }}{ }^{1}$ | Gate drive supply voltage. Supplies digital circuitry portion of the gate driver and the main output stage for OUT-PA2, OUT-NA2, OUT-NA3, OUT-PB2, OUT-NB2, and OUT-NB3. Should be at the same potential as $\mathrm{AV}_{\mathrm{DD}} 1$. |
| 29 | OUT-NB3 | Output N-Channel gate driver for channel B |
| 30 | DGND | Digital Ground. |
| 31 | $D V_{\text {DD }}{ }^{1}$ | Gate drive supply voltage. Supplies digital circuitry portion of the gate driver and the main output stage for OUT-PA2, OUT-NA2, OUT-NA3, OUT-PB2, OUT-NB2, and OUT-NB3. Should be at the same potential as $\mathrm{AV}_{\mathrm{DD}} 1$. |
| 32 | OUT-NA3 | Output N-Channel gate drivers for channel A. |
| 33 | $D V_{\text {DD }} 1$ | Gate drive supply voltage. Supplies digital circuitry portion of the gate driver and the main output stage for OUT-PA2, OUT-NA2, OUT-NA3, OUT-PB2, OUT-NB2, and OUT-NB3. Should be at the same potential as $\mathrm{AV}_{D D} 1$. |
| 34 | OUT-NA2 | Output N-Channel gate drivers for channel A. |
| 35 | DGND | Digital Ground. |
| 36 | $D V_{\text {DD }}{ }^{2}$ | Gate drive supply voltage. Supplies digital circuitry portion of the gate driver and the main output stage for OUT-PA1, OUT-NA1, OUT-PB1, and OUT-NB1. Can be at a different potential than $\mathrm{DV}_{\mathrm{DD}} 1$. |
| 37 | OUT-NA1 | Output N-Channel gate drivers for channel A. |
| 38 | N/C | No connect. |
| 39 | OUT-PA1 | Output P-Channel gate drivers for channel A |
| 40 | $D V_{\text {DD }}{ }^{2}$ | Gate drive supply voltage. Supplies digital circuitry portion of the gate driver and the main output stage for OUT-PA1, OUT-NA1, OUT-PB1, and OUT-NB1. Can be at a different potential than $\mathrm{DV}_{\mathrm{DD}} 1$. |
| 41 | OUT-PA2 | Output P-Channel gate drivers for channel A |
| 42 | $D V_{\text {DD }} 1$ | Gate drive supply voltage. Supplies digital circuitry portion of the gate driver and the main output stage for OUT-PA2, OUT-NA2, OUT-NA3, OUT-PB2, OUT-NB2, and OUT-NB3. Should be at the same potential as $\mathrm{AV}_{\mathrm{DD}} 1$. |
| 43 | DGND | Digital Ground. |
| 44 | OUT-PA3 | Output P-Channel gate drivers for channel A |
| 45 | DVSS | Gate drive supply voltage for OUT-PA3 and OUT-PB3. Supplies digital circuitry portion and the main output stage. Should be at the same potential as AVSS. |
| 46 | VLL | Logic supply voltage. |
| 47 | EN | Logic input enable control. When $\mathrm{EN}=\mathrm{L}$, all P-channel output drivers are high and all N channel output drivers are low. |
| 48 | AVSS | Negative driver supply for OUT-PA3, OUT-PB3 and bias circuits. They are also connected to the IC substrate. They are required to connect to the most negative potential of voltage supplies. |
| Center Pad | AVSS | For the QFN package, the center pad is at AVSS potential. It should be externally connected to AVSS. |

## 48-Lead LQFP Package Outline (FG)

## $7.00 \times 7.00 \mathrm{~mm}$ body, 1.60 mm height (max), 0.50 mm pitch



Side View


View B

Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | L | L1 | L2 | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 1.40* | 0.05 | 1.35 | 0.17 | 8.80* | 6.80* | 8.80* | 6.80* | $\begin{aligned} & 0.50 \\ & \text { BSC } \end{aligned}$ | 0.45 | $\begin{aligned} & 1.00 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $0^{\circ}$ |
|  | NOM | - | - | 1.40 | 0.22 | 9.00 | 7.00 | 9.00 | 7.00 |  | 0.60 |  |  | $3.5{ }^{\circ}$ |
|  | MAX | 1.60 | 0.15 | 1.45 | 0.27 | 9.20* | 7.20* | 9.20* | 7.20* |  | 0.75 |  |  | $7^{\circ}$ |

[^0]
## 48-Lead QFN Package Outline (K6)

## $7.00 \times 7.00 \mathrm{~mm}$ body, 1.00 mm height (max), 0.50 mm pitch



## Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded marklidentifier; an embedded metal marker; or a printed indicator.
2. Depending on the method of manufacturing, a maximum of 0.15 mm pullback (L1) may be present.
3. The inner tip of the lead may be either rounded or square.

| Symbol |  | A | A1 | A3 | b | D | D2 | E | E2 | e | L | L1 | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 0.80 | 0.00 | $\begin{aligned} & 0.20 \\ & \text { REF } \end{aligned}$ | 0.18 | 6.85* | 1.25 | 6.85* | 1.25 | $\begin{aligned} & 0.50 \\ & \text { BSC } \end{aligned}$ | $0.30{ }^{+}$ | 0.00 | $0^{\circ}$ |
|  | NOM | 0.90 | 0.02 |  | 0.25 | 7.00 | - | 7.00 | - |  | $0.40^{+}$ | - | - |
|  | MAX | 1.00 | 0.05 |  | 0.30 | 7.15* | 5.45 | 7.15* | 5.45 |  | $0.50{ }^{+}$ | 0.15 | $14^{\circ}$ |

[^1](The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^2]
[^0]:    JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001.

    * This dimension is not specified in the JEDEC drawing.

    Drawings are not to scale.
    Supertex Doc. \#: DSPD-48LQFPFG Version, D041309.

[^1]:    JEDEC Registration MO-220, Variation VKKD-6, Issue K, June 2006.

    * This dimension is not specified in the JEDEC drawing.
    $\dagger$ This dimension differs from the JEDEC drawing.
    Drawings are not to scale.
    Supertex Doc.\#: DSPD-48QFNK67X7P050, Version C041009.

[^2]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)

