

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









VL-FS-MDLS82603-01 REV. B (MDLS82603-LV-G) SEP/2003 PAGE 1 OF 12

DOCUMENT NUMBER AND REVISION VL-FS-MDLS82603-01 REV. B (MDLS82603-LV-G)

DOCUMENT TITLE:
SPECIFICATION
OF
LCD MODULE TYPE
ITEM NO.: MDLS82603-01

APPROVALS:

EFFECTIVE DATE

DEPARTMENT	NAME	SIGNATURE	DATE
PREPARED BY	SUNNY LEE	Sum	20039.13
CHECKED BY	YU HAO) fel	mg. 29.17
APPROVED BY	WONG MAN CHARM	work was arm	my/9/13

DISTRIBUTION LIST: MARKETING



SEP/2003

PAGE 2 OF 12

DOCUMENT REVISION HISTORY 1:

	DOCUM	ENT	DATE	DESCRIPTION	CHANGED	CHECKED
	REVISI		DATE	DESCRIPTION	BY	BY
	FROM	TO			DI	DI
-	TROM		2000.10.16	First Release	DIHI ID	K DIIO
		0.0	2000.10.16	FIRST Release	PHILIP	K.P.HO
					CHENG	
	0.0	A	2002.01.08	Items 1 to 4 were updated:	PHILIP	TOM LEE
'	J.U	А	2002.01.08	(Based on the test specification		TOM LEE
				VL-TS-MDLS82603-01, REV. A,	CHENG	
				2001.08.17)		
				2001.08.17)		
				1.)(Page 5, Fig. 1)		
				Outline drawing was updated.		
				Outline drawing was apaated.		
				2.)(Page 8, point 4.2, table 5)		
				Supply voltage (LCD), supply		
				current (Logic & LCD), and		
				supply current (LCD) were		
				updated.		
				•		
				3.)(Page 11, point 4.4)		
				Fig. 4 was updated.		
				4.)(Page 12, point 4.5)		
				Correspondence between		
				Character Codes and Character		
				Patterns (NOVATEK Standard		
				NT3881D-01) was added.		
	٨	D	2003.09.12	(Daged on Test Specification	SUNNY LEE	VIIIIAO
1	A	В	2003.09.12	(Based on Test Specification	SUNNY LEE	YU HAO
				VL-TS-MDLS82603-XX, REV. A,		
				2002-08-12) Item 1 to 2 were updated:		
				nem i to 2 were upuateu.		
				1) (Page 5, Fig. 1)		
				Outline drawing was updated.		
				camic diaming was apaacea.		
				2) Supply voltage & Supply		
				current were updated.		
				•		
L						
				current were apaated.		



SEP/2003

PAGE 3 OF 12

CONTENTS

		<u>Page No.</u>
1.	GENERAL DESCRIPTION	4
2.	MECHANICAL SPECIFICATIONS	4
3.	ABSOLUTE MAXIMUM RATINGS	6
3.1	ELECTRICAL MAXIMUM RATINGS (Ta=25°C)	6
3.2	ENVIRONMENTAL CONDITION	6
4.	ELECTRICAL SPECIFICATIONS	7
4.1	INTERFACE SIGNALS	7
4.2	TYPICAL ELECTRICAL CHARACTERISTICS AT TA = 25 °C,	8
	$VDD=+5V\pm5\%$, $VSS=0V$	
4.3	TIMING SPECIFICATIONS	9
4.4	TIMING DIAGRAM OF VDD AGAINST V0	11
4.5	CORRESPONDENCE BETWEEN CHARACTER CODES AND	12
	CHARACTER PATTERNS (NOVATEK STANDARD NT3881D-01)	



SEP/2003

PAGE 4 OF 12

VARITRONIX LIMITED

Specification of LCD Module Type Item No.: MDLS82603-01

1. General Description

- 8 characters (5 x 8 dots) x 2 lines STN LV4 Positive Green-yellow Reflective LCD Character Module
- Viewing Angle: 6 O'clock direction.
- Driving duty: 1/16 Duty, 1/5 bias.
- 'NTK' NT3881DH-01/AI (die form) LCD Controller and Driver or equivalent

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	33.7(W) x 44.4(H) x 10.0 MAX.(D)	mm
Effective viewing area	26.5(W) x 12.2(H)	mm
Display format	8 characters x 2 lines	-
Character size	2.10(W) x 3.39(H) (5 x 8 dots)	mm
Character spacing	1.00(W) x 1.70(H)	mm
Character pitch	3.10(W) x 5.09(H)	mm
Dot size	0.38(W) x 0.38(H)	mm
Dot spacing	$0.05(W) \times 0.05(H)$	mm
Dot pitch	0.43(W) x 0.43(H)	mm
Weight	TBD	grams



SEP/2003

PAGE 5 OF 12




Figure 1: Outline Drawing



SEP/2003

PAGE 6 OF 12

3. Absolute Maximum Ratings

3.1 Electrical Maximum Ratings (Ta = 25 °C)

Table 2

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD - VSS	-0.3	+7.0	V
Power Supply voltage (LCD drive)	VLCD=VDD - V0	-0.3	+13.5	V
Input voltage	Vin	-0.3	VDD +0.3	V

Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.

All voltage values are referenced to VSS = 0V.

3.2 Environmental Condition

Table 3

Ti	-	ating		rage	D 1
Item	_	erature pr)	Tempe (Te	erature tg)	Remark
		1 /			-
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-10°C	+60°C	Dry
Humidity	95% max	a. RH for T	$a \le 40^{\circ}C$		no condensation
	< 95% R	H for Ta >	40°C		
Vibration (IEC 68-2-6)	Frequenc	y: 10 ~	55 Hz		3 directions
cells must be mounted	Amplitud	le: 0.75 r	nm		
on a suitable connector	Duration	20 cycles	in each di	rection.	
Shock (IEC 68-2-27)	Pulse dur	ation: 11 r	ns		3 directions
Half-sine pulse shape	Peak acco	eleration: 9	$981 \text{ m/s}^2 =$	100g	
	Number of	r of shocks: 3 shocks in 3			
	mutually	perpendic	ular axes.		



SEP/2003

PAGE 7 OF 12

4. Electrical Specifications

4.1 Interface signals

Table 4

Pin No.	Symbol	Description
1	VSS	Ground (0V).
2	VDD	Power supply for logic (+5V)
3	V0	Power supply for LCD driver
4	RS	Register Select Input:
		"High" for Data register (for read and write)
		"Low" for Instruction register (for write),
		Busy flag, address counter (for read)
5	R/W	Read/Write signal:
		"High" for Read mode.
		"Low" for Write mode.
6	Е	Enable.
		Start signal for data read /write.
7	DB0	Data input/output (LSB)
8	DB1	Data input/output
9	DB2	Data input/output
10	DB3	Data input/output
11	DB4	Data input/output
12	DB5	Data input/output
13	DB6	Data input/output
14	DB7	Data input/output (MSB)
15	LED+	Anode of LED backlight
16	LED-	Cathode of LED backlight



SEP/2003

PAGE 8 OF 12

4.2 Typical Electrical Characteristics at Ta = 25 °C, $VDD = 5V\pm5\%$, VSS=0V.

Table 5

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VDD-VSS		4.75	5.00	5.25	V
Supply voltage (LCD)	VLCD	VDD =5.0V,	4.2	4.6	5.0	V
	=VDD-V0	Note1.				
Input signal voltage 1	$V_{\mathrm{IH}1}$	"H" level	2.2	ı	VDD	V
for E,DB0-DB7,R/W,RS.	$V_{\rm IL1}$	"L" level	-0.3	1	0.8	V
Input signal voltage 2	V_{IH2}	"H" level	VDD -1.0	-	VDD	V
for OSC1.	$V_{\rm IL2}$	"L" level	VSS	-	1.0	V
Supply Current	IDD	Character	-	0.8	1.2	mA
(Logic & LCD)		mode, Note 1				
		Checker board	-	1.6	2.4	mA
		mode, Note 1				
Supply Current (LCD)	10	Character	-	0.3	0.5	mA
		mode, Note 1				
		Checker board	-	0.3	0.5	mA
		mode, Note 1				

Note (1): There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



SEP/2003

PAGE 9 OF 12

4.3 Timing Specifications

At Ta = 0 °C To +50 °C, VDD = +5V \pm 5%, VSS = 0V. Refer to <u>Fig. 2</u>, the bus timing diagram for write mode.

Table 6

Parameter	Symbol	Min.	Max.	Unit	Remarks
Enable cycle time	t_{CYCE}	500	-	ns	
Enable "High" level pulse width	$t_{ m WHE}$	300	-	ns	
Enable rise time	$t_{ m RE}$	-	25	ns	
Enable fall time	$t_{ m FE}$	-	25	ns	
RS, R/W set-up time	t_{AS}	60	-	ns	8-bit operation mode
		100			4-bit operation mode
RS, R/W address hold time	t_{AH}	10	-	ns	
Data output delay	t_{DS}	100	-	ns	
Data hold time	$t_{ m DHR}$	10	-	ns	

Refer to Fig. 3, the bus timing diagram for read mode.

Table 7

Parameter	Symbol	Min.	Max.	Unit	Remarks
Enable cycle time	t_{CYCE}	500	-	ns	
Enable "High" level pulse width	$t_{ m WHE}$	300	-	ns	
Enable rise time	$t_{ m RE}$	-	25	ns	
Enable fall time	$t_{ m FE}$	-	25	ns	
RS, R/W set-up time	t_{AS}	60	-	ns	8-bit operation mode
		100			4-bit operation mode
RS, R/W address hold time	$t_{ m AH}$	10	-	ns	
Read data output delay	$t_{ m RD}$	-	190	ns	
Read data hold time	$t_{ m DHR}$	20	-	ns	



SEP/2003

PAGE 10 OF 12




Figure 2: Bus write operation sequence (Writing data from MPU to NT3881).




Figure 3: Bus read operation sequence (Reading out data from NT3881 to MPU).

SEP/2003

PAGE 11 OF 12

4.4 Timing Diagram of VDD against V0.

Power on sequence shall meet the requirement of Figure 4, the timing diagram of VDD against V0.




Figure 4: Timing diagram of VDD against V0.



PAGE 12 OF 12

4.5 Correspondence between Character Codes and Character Patterns (NOVATEK Standard NT3881D-01)

		Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)															
		0	1	2	3	I 4	5	1 6 l	7	naracter 8	Gode (He	Kadecimai A) Г в	Гс	1 5	T =	1 -
	0	CG RAM (1)			Ē	ā	P	•••	F		9		- B		D	Ů.	F
	1	CG RAM (2)		ŀ	-1	 		3	47				Ţ	;	<u>.</u>	-31	
	2	CG RAM (3)		11			R	Ь	 -				1	Ų	,×."		8
	3	CG RAM (4)		##	`		5	C	5				ŗ	Ŧ		€.	607
	4	CG RAM (5)		#	4	Ľ			t			•••	Ī	j.		17	52
mat)	5	CG RAM (6)		# # - * #	<u></u>		<u>L</u> I		1_4			11	洁	,		6	
(Hexadecii	6	CG RAM (7)	,	8:	6		ابا		l.,.1			**************************************	ij	***	===	4	
racter Code	7	CG RAM (8)			1	G	ایرا					"I"			-	9	π
D3) of Chai	8	CG RAM (1)		Ĭ.	8	H	X	h	X			·i	Ţ?	*	ij	L.,	ľ×
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)	9	CG RAM (2))		1	Y	-				r <u>'</u> j	<u></u> .		ıĻ	-!	!!
Lower	A	CG RAM (3)	-	*	=				<u></u>			1		1	Į,·	·	#
	В	CG RAM (4)			## 	K	I.	K	1			#	#			×	泻
	С	CG RAM (5)		7		<u> </u>	4					†?	1		",!	#	ii
	D	CG RAM (6)		11111				ľľi					X	^.	⁸	!	-
	E	CG RAM (7)		# .	•	 	*	i"ı	}-				Ţ		•."•		
	F	CG RAM (8)		۸,	7				- ‡			•:1	,				

[&]quot;Varitronix Limited reserves the right to change this specification."

FAX: (852) 2343-9555.