## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## General Description

The MIC2590B is a power controller supporting power distribution requirements for Peripheral Component Interconnect (PCI) hot plug compliant systems incorporating the Intelligent Platform Management Interface (IPMI). The MIC2590B provides complete power control support for two PCl slots including the $3.3 \mathrm{~V}_{\text {Aux }}$ defined by the PCI 2.2 specification.
Support for $+5 \mathrm{~V},+3.3 \mathrm{~V},+12 \mathrm{~V}$ and -12 V supplies is provided including programmable constant-current inrush limiting, voltage supervision, programmable current limit, fault reporting and circuit breaker functions which provide fault isolation.
The MIC2590B also incorporates a SMBus interface in which complete status and control of power within each slot is provided. Data such as voltage and current from each supply of each slot can be obtained for IPMI sensor records in addition to power status of each slot.
Data sheets and support documentation can be found on Micrel's web site at: www.micrel.com.

## Features

- Supports two independent PCI 2.2 slots
- SMBus interface for slot power control and status
- $+5 \mathrm{~V},+3.3 \mathrm{~V},+12 \mathrm{~V},-12 \mathrm{~V},+3.3 \mathrm{VAUX}$ supplies supported per PCI specification 2.2
- Programmable inrush current-limiting
- Active current regulation controls inrush current
- Electronic circuit breaker
- Dual level fault detection for quick fault response without nuisance tripping
- Thermal isolation between circuitry for slot $A$ and slot $B$


## Applications

- PCI hot-plug power distribution


## Ordering Information

| Part Number |  | 5V \& 3V Fast-trip Threshold | +12V \& -12V Fast-trip Threshold | Operating Temp. Range | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Standard | Pb -Free |  |  |  |  |
| MIC2590B-2BTQ | MIC2590B-2YTQ | 100mV | 1.5A/0.4A | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | 48-Pin TQFP |
| MIC2590B-5BTQ* | MIC2590B-5YTQ* | Disabled | 1.5A/0.4A | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | 48-Pin TQFP |

Note:

* Contact factory for availability.


## Typical Application



## Pin Configuration



## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 6,31 | 5VINA, 5VINB | 5V Supply Power and Sense Inputs [A/B]: Two pins are provided for Kelvin connection (one for each slot). Pin 6 is the Kelvin sense connection to the supply side of the sense resistor for 5 V Slot A. Pin 31 is the Kelvin sense connection to the supply side of the sense resistor for 5 V Slot B. These two pins must ultimately connect to each other within 10 cm . An undervoltage lockout circuit (UVLO) prevents the switches from turning on while this input is less than its lockout threshold. |
| 12, 25 | 3VINA, 3VINB | 3.3V Supply Power and Sense Inputs [A/B]: Two pins are provided for Kelvin connection (one for each slot). Pin 12 is the Kelvin sense connection to the supply side of the sense resistor for 3 V Slot A. Pin 25 is the Kelvin sense connection to the supply side of the sense resistor for 3 V Slot B . These two pins must ultimately connect to each other within 10 cm . An undervoltage lockout circuit (UVLO) prevents the switches from turning on while this input is less than its lockout threshold. |
| 5, 32 | $12 \mathrm{VIN}-2$ pins | +12 V Supply Input: An undervoltage lockout circuit prevents the switches from turning on while this input is less than its lockout threshold. Both pins must be tied together at the chip. |
| 17, 18 | 12VMIN - 2 pins | -12V Supply Input: An undervoltage lockout circuit prevents the switches from turning on while this input is less than its lockout threshold. Both pins must be tied together at the chip. |
| 10, 27 | 12VOUTA, 12VOUTB | 12 V output [A/B] |
| 19, 20 | 12MVOUTA, 12MVOUTB | -12V output [A/B] |
| 3, 34 | 12VSLEWA, 12VSLEWB | 12 V Slew Rate Control [A/B]: Connect capacitors between these pins and ground to set output slew rates of the +12 V and -12 V supplies. |


| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 45, 42 | AUXENA, AUXENB | AUX Enable Inputs [A/B]: Rising-edge sensitive enable inputs for VAUXA and VAUXB outputs. Taking AUXENA/AUXENB low after a fault resets the respective slot's Aux Output Fault Latch. Tie these pins to ground if using SMBus-mode power control. |
| 16, 21 | 3VOUTA, 3VOUTB | 3.3V Power-Good Sense Inputs: Connect to $3.3 \mathrm{~V}[\mathrm{~A} / \mathrm{B}]$ outputs. Used to monitor the 3.3 V output voltages for Power-Good status. |
| 9, 28 | 5VOUTA, 5VOUTB | 5 V Power-Good Sense Inputs: Connect to 5V[A/B] outputs. Used to monitor the 5 V output voltages for Power-Good status. |
| 33 | IREF | A resistor connected between this pin and ground sets the ADC current measurement gain. This resistor must be $20 \mathrm{k} \Omega \pm 1 \%$. |
| 7,30 | 5VSENSEA, 5VSENSEB | 5 V Circuit Breaker Sense Input [A/B]: The current-limit thresholds are set by connecting sense resistors between these pins and $5 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$. When the current-limit threshold of $I R=50 \mathrm{mV}$ is reached, the 5VGATE[A/B] pin is modulated to maintain a constant voltage across the sense resistor and therefore a constant current into the load. If the 50 mV threshold is exceeded for $\mathrm{t}_{\mathrm{FLT}}$, the circuit breaker is tripped and the GATE pin for the affected slot is immediately pulled low. |
| 13, 24 | 3VSENSEA, 3VSENSEB | 3V Circuit Breaker Sense Input [A/B]: The current limit thresholds are set by connecting sense resistors between these pins and 3VIN[A/B]. When the current limit threshold of $I R=50 \mathrm{mV}$ is reached, the 3VGATE[A/B] pin is modulated to maintain a constant voltage across the sense resistor and therefore a constant current into the load. If the 50 mV threshold is exceeded for $\mathrm{t}_{\mathrm{FLT}}$, the circuit breaker is tripped and the GATE pin for the affected slot is immediately pulled low. |
| 8, 29 | 5VGATEA, 5VGATEB | 5 V Gate Drive Outputs $[\mathrm{A} / \mathrm{B}]$ : Each connects to the gate of an external N Channel MOSFET. During power-up the $\mathrm{C}_{\text {GATE }}$ and the gate of the MOSFETs are charged by a $20 \mu \mathrm{~A}$ current source. This controls the value ofdv/dt seen at the source of the MOSFETs, and hence the current flowing into the load capacitance. <br> During current limit events, the voltage at this pin is adjusted to maintain constant current through the switch for a period of $t_{\text {fLT }}$. Whenever an overcurrent, thermal shutdown or input undervoltage fault condition occur sthe GATE pin for the affected slot is immediately brought low. <br> During power-down these pins are discharged by an internal current source. |
| 14, 23 | 3VGATEA, 3VGATEB | 3V Gate Drive Outputs [A/B]: Each connects to the gate of an external NChannel MOSFET. During power-up the CGATE and the gate of the MOSFETs are charged by a $20 \mu \mathrm{~A}$ current source. This controls the value ofdv/dt seen at the source of the MOSFETs, and hence the current flowing into the load capacitance. <br> During current limit events, the voltage at this pin is adjusted to maintain constant current through the switch for a period of $t_{\text {FLT }}$. Whenever an overcurrent, thermal shutdown or input undervoltage fault condition occurs the GATE pin for the affected slot is immediately brought low. <br> During power-down these pins are discharged by an internal current source. |
| 11, 26 | VSTBY - 2 pins | 3.3V Standby input voltage required to support PCI 2.2 VAUX input: SMBus, internal registers and A/D converter run off of VSTBY to ensure chip access during standby modes. A UVLO circuit prevents turn-on of this supply until VSTBY rises above its UVLO threshold. Both pins must be tied together at the chip. |
| 15, 22 | VAUXA, VAUXB | $\mathrm{V}_{\text {AUX }}[\mathrm{A} / \mathrm{B}]$ output voltages to PCl card slots: These outputs connect the VAUX pin of the PCl 2. 2 Connectors VSTBY via internal $400 \mathrm{~m} \Omega$ MOSFETs which are current-limited and protected against short circuit faults. |
| 44, 43 | ONA, ONB | Enable input for MAIN outputs: Rising-edge sensitive. Used to enable or disable MAIN (5V, 3.3V, +12V, -12 V ) outputs. Taking ONA/ONB low after a fault resets the respective slot's Main Output Fault Latch. Tie these pins to ground if using SMBus-mode power control. |


| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1,36 | /FAULTA, /FAULTB | Open Drain, Active-Low: Asserted whenever the circuit breaker trips due to a fault condition. <br> /FAULT[A/B] is reset by bringing the faulted slot's ON pin low if /FAULT was asserted in response to a fault condition on one of the slot's MAIN outputs(+12V, $+5 \mathrm{~V},+3.3 \mathrm{~V}$, or -12 V ). <br> /FAULT[A/B] is reset by bringing the faulted slot's AUXEN pin low if /FAULT was asserted in response to a fault condition on the slot's VAUX output. <br> If a fault condition occurred on both the MAIN and AUX outputs of the same slot, then both ON and AUXEN must be brought low to de-assert the /FAULT output. |
| 2, 35 | CFILTERA, CFILTERB | Filter Capacitor [A/B]: Capacitors connected between these pins and ground set the duration of $\mathrm{t}_{\text {FLT }} . \mathrm{t}_{\text {FLT }}$ is the amount of time for which a slot remains incurrentlimit before its circuit breaker is tripped. |
| 37 | /INT | Interrupt Output: Open Drain, Active-low. Asserted whenever a power faulti s detected. Cleared by writing a logic 1 to the respective active bit into the Status Register. |
| 48 | SDA | SMBus Data: Bidirectional SMBus data line. |
| 47 | SCL | SMBus Clock: Input. |
| 39, 40, 41 | A2, A1, A0 | SMBus Address Select pins: Connect to ground or leave open in order to program device SMBus base address. There is an internal pull-up to VSTBY on each of these inputs. |
| 4,38 | GPIA, GPIB | General Purpose Inputs: The state of these inputs are available by reading the Common Status Register. |
| 46 | GND | Ground |


| Absolute Maximum Ratings ${ }^{(1)}$ |
| :---: |
| Supply Voltage |
| $\left(12 V_{\text {IN }}\right.$ ) |
| $\left(12 \mathrm{MV} \mathrm{IN}^{\text {) }}\right.$............................................................-14V |
| ( $5 \mathrm{~V}_{\text {IN }}$ ).. |
|  |
| Any Logic Output Voltage .............. $-0.5(\mathrm{~min}) /+5.5 \mathrm{~V}$ (max) |
| Any Logic Input Voltage ................. 0.5 (min)/+5.5V (max |
| Output Current (FAILT[A/B]\#, /INT, SDA)................. 10 mALead Temperature |
|  |  |
|  |
| Storage Temperature ( $\mathrm{T}_{\mathrm{s}}$ ) ..................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| ESD Rating ${ }^{(3)}$ . 2 k |

## Operating Ratings ${ }^{(2)}$

Supply Voltage

| $\left(12 \mathrm{~V}_{\text {IN }}\right)$ | 55V to +12.6 V |
| :---: | :---: |
| $\left(12 \mathrm{MV} \mathrm{V}_{\text {IN }}\right.$ ) | -11.0 V to -13.2 V |
| $\left(5 \mathrm{~V}_{\text {IN }}\right.$ ) | +4.85 V to 5.25 V |
| $\left(3 V_{\text {IN }}\right)$ | +3.1 V to +3.6V |
| ( $\mathrm{V}_{\text {StBY }}$ ) | +3.15 V to 3.6 V |
| Ambient Temperature ( | .$^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | .. $125^{\circ} \mathrm{C}$ |
| Thermal Resistance |  |
| TQFP ( $\theta_{\text {JA }}$ ) | ...56.5 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Electrical Characteristics ${ }^{(4)}$

$12 \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V} ; 12 \mathrm{M} \mathrm{V}_{\mathrm{IN}}=-12 \mathrm{~V} ; 5 \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} ; 3 \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{STBY}}=3.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ;$ unless noted.
Power Control and Logic Sections

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {CC12 }}$ | Supply Current |  |  | 0.6 | 2.0 | mA |
| $\mathrm{I}_{\text {CC5 }}$ |  |  |  | 1.2 | 2.0 | mA |
| $\mathrm{I}_{\text {c¢33 }}$ |  |  |  | 0.5 | 0.7 | mA |
| ICC12M |  |  |  | -1.0 | -2.0 | mA |
| I cCvsby |  |  |  | 2.5 | 5.0 | mA |
| V UVLO | Under Voltage Lockout | $12 \mathrm{~V}_{\text {IN }}$ increasing | 8 | 9 | 10 | V |
|  |  | $3 \mathrm{~V}_{\text {IN }}$ increasing | 2.2 | 2.5 | 2.75 | V |
|  |  | $5 \mathrm{~V}_{\text {IN }}$ increasing | 3.7 | 4.0 | 4.3 | V |
|  |  | $12 \mathrm{MV} \mathrm{V}_{\text {IN }}$ increasing | -10 | -9 | -8 | V |
|  |  | $\mathrm{V}_{\text {STBY }}$ increasing | 2.8 | 2.9 | 3.0 | V |
| $\mathrm{V}_{\text {HYsuV }}$ | Under Voltage Lockout Hysteresis $12 \mathrm{~V}_{\text {IN }}, 12 \mathrm{MV}_{\text {IN }}, 5 \mathrm{~V}_{\text {IN }}, 3 \mathrm{~V}_{\text {IN }}$ |  |  | 180 |  | mV |
| $V_{\text {HYSStBY }}$ | Under-voltage Lockout Hysteresis $V_{\text {StBY }}$ |  |  | 50 |  | mV |
| Vuvth | Power Good Under-Voltage Thresholds |  |  |  |  |  |
| V ${ }_{\text {UVth(12V) }}$ | 12V ${ }_{\text {out }}$ [A/B] | $12 \mathrm{~V}_{\text {Out }}[\mathrm{A} / \mathrm{B}]$ decreasing | 10.2 | 10.5 | 10.8 | V |
| Vuvth(12mV) | 12MV ${ }_{\text {out }}$ [ $\mathrm{A} / \mathrm{B}$ ] | 12MV out [A/B] decreasing | -10.8 | -10.6 | -10.2 | V |
| V ${ }_{\text {UVTH(3V) }}$ | $3 \mathrm{~V}_{\text {OUt }}[\mathrm{A} / \mathrm{B}]$ | $3 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]$ decreasing | 2.7 | 2.8 | 2.9 | V |
| VuvTh(5V) | $5 \mathrm{~V}_{\text {OUt }}$ [ $\mathrm{A} / \mathrm{B}$ ] | $5 \mathrm{~V}_{\text {Out }}[\mathrm{A} / \mathrm{B}]$ decreasing | 4.4 | 4.5 | 4.7 | V |
| Vuvth(Vaux) | $\mathrm{V}_{\text {AUX }}[\mathrm{A} / \mathrm{B}]$ | $\mathrm{V}_{\text {AUX }}[\mathrm{A} / \mathrm{B}]$ decreasing | 2.7 | 2.8 | 2.9 | V |
| $\mathrm{V}_{\text {HYSPG }}$ | Power-Good Detect Hysteresis |  |  | 30 |  | mV |
| $V_{\text {GATE }}$ | $5 \mathrm{~V}_{\text {GATE }} / 3 \mathrm{~V}_{\text {GATE }}$ Voltage |  | $12 \mathrm{~V}_{1 \mathrm{~N}}-15$ |  | 12 V IN | V |
| $\mathrm{I}_{\text {GATE(SOURCE) }}$ | $5 \mathrm{~V}_{\text {GATE }} / 3 \mathrm{~V}_{\text {GATE }}$ Output Source | start cycle | 15 | 25 | 35 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GATE(SINK) }}$ | $5 \mathrm{~V}_{\text {GATE }} / 3 \mathrm{~V}_{\text {GATE }}$ Output Sink Fault Current | any fault condition, $\mathrm{V}_{\mathrm{GATE}}=5 \mathrm{~V}$ |  | 70 |  | mA |


| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {FILTER }}$ | C FILTER Threshold Voltage |  | 1.20 | 1.25 | 1.30 | V |
| $\mathrm{I}_{\text {FILTER }}$ | C ${ }_{\text {FILTer }}$ [A/B] Charge Current | $\mathrm{V}_{[5 / 3]} \mathrm{V}_{\text {IN }}-\mathrm{V}_{[5 / 3]} \mathrm{V}_{\text {SENSE }}>\mathrm{V}_{\text {THILIMIT }}$ | 1.80 | 2.5 | 5.0 | $\mu \mathrm{A}$ |
| ISLEW | 12V $\mathrm{V}_{\text {SLEw }}[\mathrm{A} / \mathrm{B}]$ Charge Current | During turn-on only | 13 | 22 | 35 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {THilimit }}$ | Current Limit Threshold Voltages 5V[A/B] Supplies <br> 3.3V[A/B] Supplies | $\begin{aligned} & V_{5 V I N}-V_{5 V S E N S E} \\ & V_{3 V I N}-V_{\text {3VSENSE }} \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\text {THFAST }}$ | $5 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]$ and $3 \mathrm{~V}_{\text {out }}$ [ $\mathrm{A} / \mathrm{B}$ ] <br> Fast-Trip Thresholds | MIC2590B-2 MIC2590B-5 | 90 | $113$ <br> Disabled | 135 | mV |
| VIL | LOW-Level Input Voltage (SCL,SDA,ON[A/B],A[0-2],GPI[A/B]) |  |  |  | 0.8 | V |
| VoL | Output LOW Voltage /FAULT[A/B], /INT, SDA | $\mathrm{loL}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-Level Input Voltage SCL,SDA,ON[A/B],A[0-2], AUXEN[A/B],GPI[A/B]) |  | 2.1 |  |  | V |
| R PULL-UP | Internal Pullups from A[0-2] to $\mathrm{V}_{\text {STBY }}$ |  |  | 40 |  | $\mathrm{k} \Omega$ |
| IIL | Input Leakage Current SCL, ON[A/B],AUXEN[A/B], GP[A/B]) |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{ILKG}_{\text {(OFF) }}$ | Off-State Leakage Current SDA,/FAULT[A/B],/INT |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Tov | Overtemperature Shutdown \& Reset Thresholds, with overcurrent on slot | $\mathrm{T}_{\mathrm{J}}$ Increasing, each slot, Note 5 <br> TJ Decreasing, each slot, Note 5 |  | $\begin{aligned} & 140 \\ & 130 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
|  | Overtemperature Shutdown \& Reset Thresholds, all other conditions (all outputs will latch OFF) | TJ Increasing, both slots, Note 5 <br> TJ Decreasing, both slots, Note 5 |  | $\begin{aligned} & 160 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| Rout(ON) <br> Rout(12V) <br> Rout(12MV) <br> Rout(Aux) | Output MOSFET Resistance <br> 12V MOSFET <br> -12V MOSFET <br> $V_{\text {Aux }}$ MOSFET | $\begin{aligned} \mathrm{I}_{\mathrm{DS}} & =500 \mathrm{~mA}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C} \\ \mathrm{I}_{\mathrm{DS}} & =100 \mathrm{~mA}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C} \\ \mathrm{I}_{\mathrm{DS}} & =375 \mathrm{~mA}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{gathered} 500 \\ 2 \\ 400 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{m} \Omega \\ \Omega \\ \mathrm{~m} \Omega \end{gathered}$ |
| Voff <br> $\mathrm{V}_{\text {OFF }(+12 \mathrm{~V})}$ <br> $\mathrm{V}_{\text {OFF(-12V) }}$ <br> Voff(AUX) | Off-State Output Offset Voltage $\begin{aligned} & 12 \mathrm{~V}_{\text {Out }}[\mathrm{A} / \mathrm{B}] \\ & 12 \mathrm{MV}_{\text {OUT }}[\mathrm{A} / \mathrm{B}] \\ & \mathrm{V}_{\text {AUX }}[\mathrm{A} / \mathrm{B}] \end{aligned}$ | $\begin{aligned} & 12 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]=\text { Off, } \mathrm{T}_{J}=125^{\circ} \mathrm{C} \\ & 12 \mathrm{M} \mathrm{~V}_{\text {OUT }}[\mathrm{A} / \mathrm{B}]=\text { Off, } \mathrm{T}_{J}=125^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {Aux }}[\mathrm{A} / \mathrm{B}]=\mathrm{Off}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C} \end{aligned}$ | -50 |  | 50 <br> 50 | mV <br> mV <br> mV |
| $\mathrm{I}_{\text {THSLOW }}$ <br> ILIM(12) <br> ILIM(12M) | Current Limit Threshold 12V MOSFET <br> -12V MOSFET | $\begin{aligned} & 12 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]=0 \mathrm{~V} \\ & 12 \mathrm{MV} \text { out }[\mathrm{A} / \mathrm{B}]=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.52 \\ -0.11 \end{gathered}$ | $\begin{gathered} 1.0 \\ -0.2 \\ \hline \end{gathered}$ | $\begin{gathered} 1.5 \\ -0.3 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { A } \\ & \text { A } \end{aligned}$ |
| Ithfast | Fast-Trip Thresholds | $\begin{aligned} & 12 \mathrm{~V}_{\text {out }}^{[\mathrm{A} / \mathrm{B}]} \text { (MIC2590B-2) } \\ & 12 \mathrm{MV}_{\text {out }}[\mathrm{A} / \mathrm{B}] \text { (MIC2590B-2) } \end{aligned}$ | $\begin{gathered} \hline 1.0 \\ -0.20 \end{gathered}$ | $\begin{gathered} 2.15 \\ -0.45 \end{gathered}$ | $\begin{gathered} 3.0 \\ -0.6 \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| IAUX(THRESH) | Auxiliary Output Current Limit Threshold Figure 4 | Current which must be drawn from $V_{\text {Aux }}$ to register as a fault |  | 0.84 |  | A |
| IsC(TRAN) | Maximum Transient Short Circuit Current | $\mathrm{V}_{\text {Aux }}$ Enabled, then Grounded | $\mathrm{I}_{\text {MAX }}=\mathrm{V}_{\text {STBY }} / \mathrm{R}_{\text {DS(AUX }}$ |  |  | A |


| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ilim(Aux) | Regulated Current after Transient | From end of $\mathrm{IsC}_{\text {(TRAN) }}$ to $\mathrm{C}_{\text {Filter }}$ Time Out | 0.375 | 0.7 | 1.35 | A |
| $\mathrm{R}_{\text {DISCH }}$ <br> $\mathrm{R}_{(12 \mathrm{~V})}$ <br> $\mathrm{R}_{\text {(12MV) }}$ <br> $\mathrm{R}_{(3 \mathrm{~V})}$ <br> $\mathrm{R}_{\text {(5V) }}$ <br> $\mathrm{R}_{\text {(3VAUX) }}$ | Output Discharge Resistance $\begin{aligned} & 12 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}] \\ & 12 \mathrm{M} \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}] \\ & 3 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}] \\ & 5 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}] \\ & 3 \mathrm{~V}_{\text {Aux }}[\mathrm{A} / \mathrm{B}] \\ & \hline \end{aligned}$ | $\begin{aligned} & 12 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]=6.0 \mathrm{~V} \\ & 12 \mathrm{MV} \text { out }[\mathrm{A} / \mathrm{B}]=-6.0 \mathrm{~V} \\ & 3 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]=1.65 \mathrm{~V} \\ & 5 \mathrm{M} \text { out }[\mathrm{A} / \mathrm{B}]=2.5 \mathrm{~V} \\ & 5 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]=1.65 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 1600 \\ 600 \\ 150 \\ 150 \\ 430 \end{gathered}$ |  | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| toff(3) <br> toff(5) | Current Limit Response Time for 3.3V and 5V Outputs, Figure 2 | $\begin{aligned} & \text { MIC2590B-2 with } C_{G A T E}=10 \mathrm{nF} \\ & \mathrm{~V}_{\text {IN }}-\mathrm{V}_{\text {SENSE }}=200 \mathrm{mV} \end{aligned}$ |  | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {SC(TRAN })}$ | $\mathrm{V}_{\text {AUX }}$ Current Limiter Response Time, Figure 5 | $\mathrm{V}_{\text {Aux }}[\mathrm{A} / \mathrm{B}]=0 \mathrm{~V}$, Note 5 |  | 33 |  | $\mu \mathrm{s}$ |
| toff(12) | 12V Current Limit Response Time, Figure 3 | $12 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]=0 \mathrm{~V}$, Note 5 |  | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OFF( } 12 \mathrm{M} \text { ) }}$ | -12V Current Limit Response Time, Figure 3 | 12 MV out $[\mathrm{A} / \mathrm{B}]=0 \mathrm{~V}$, Note 5 |  | 1 |  | $\mu \mathrm{s}$ |
| TPROP(3VFAULT) | Delay from 3V[A/B] overcurrent-limit to FAULT Output | $\begin{aligned} & \text { MIC2590B-2, } \mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {THLIMIT }}= \\ & 200 \mathrm{mV}, \text { C FILTER }=\text { open } \end{aligned}$ |  | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {PROP(5VFAULT) }}$ | Delay from 5V[A/B] overcurrent-limit to FAULT Output | $\begin{aligned} & \text { MIC2590B-2, } \mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {THLIMIT }}= \\ & 200 \mathrm{mV}, \mathrm{C}_{\text {FILTER }}=\text { open } \end{aligned}$ |  | 1 |  | $\mu \mathrm{s}$ |
| tw | ON[A/B], AUXEN[A/B] Pulse Width | Note 5 |  | 100 |  | ns |
| $\mathrm{t}_{\text {POR }}$ | MIC2590B Power-On Reset Time after VSTBY becomes valid | Note 5 |  |  | 500 | $\mu \mathrm{s}$ |
| 8-Bit Analog to Digital Converter |  |  |  |  |  |  |
|  | Total Unadjusted Error Voltage, All Outputs <br> Current, $3 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}] / 5 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]$ <br> Current, $\mathrm{V}_{\mathrm{Aux}}[\mathrm{A} / \mathrm{B}], 12 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]$, <br> 12MV out [A/B] | Measured as voltage across corresponding external RSENSE | $\begin{aligned} & -3 \\ & -3 \end{aligned}$ | $\pm 3$ | $\begin{aligned} & +3 \\ & +3 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \end{aligned}$ |
| tconv | Conversion Time |  |  | 60 | 100 | ms |
| $\begin{aligned} & V_{\text {AUXA }} \\ & V_{\text {AUXB }} \end{aligned}$ | Resolution Specifications: <br> Full Scale Voltage <br> LSB of Voltage <br> Full Scale Current <br> LSB of Current |  |  | $\begin{aligned} & 3.85 \\ & 15.1 \\ & 375 \\ & 1.47 \end{aligned}$ |  | V <br> mV <br> mA <br> mA |
| 3V outa <br> 3V outb | Full Scale Voltage LSB of Voltage Full Scale Current LSB of Current | External $\mathrm{R}_{\text {SENSE }}=6.00 \mathrm{~m} \Omega$ |  | $\begin{aligned} & 3.85 \\ & 15.1 \\ & 11.6 \\ & 45.5 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{mV} \\ \mathrm{~A} \\ \mathrm{~mA} \end{gathered}$ |
| $5 V_{\text {OUTA }}$ <br> 5 V оитв | Full Scale Voltage LSB of Voltage Full Scale Current LSB of Current | External $\mathrm{R}_{\text {SENSE }}=6.00 \mathrm{~m} \Omega$ |  | $\begin{aligned} & 5.89 \\ & 23.1 \\ & 6.96 \\ & 27.3 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{mV} \\ \mathrm{~A} \\ \mathrm{~mA} \end{gathered}$ |


| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $12 \mathrm{~V}_{\text {OUTA }}$ | Full Scale Voltage |  |  | 13.8 |  | V |
| $12 \mathrm{~V}_{\text {оит }}$ | LSB of Voltage |  |  | 54.1 |  | mV |
|  | Full Scale Current |  |  | 6.96 |  | mA |
|  | LSB of Current |  |  | 27.3 |  | mA |
| 12MV outa | Full Scale Voltage |  |  | -13.6 |  | V |
| 12MV ${ }_{\text {outb }}$ | LSB of Voltage |  |  | 53.5 |  | mV |
|  | Full Scale Current |  |  | 100 |  | mA |
|  | LSB of Current |  |  | 0.392 |  | mA |

## SMBus Timing, Note 5

| $\mathrm{t}_{1}$ | SCL (Clock) Period | Figure 1 | 2.5 |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{2}$ | Data In Set-Up Time to SCL HIGH | Figure 1 | 100 |  |  |
| $\mathrm{t}_{3}$ | Data Out Stable after SCL LOW | Figure 1 | 300 |  |  |
| $\mathrm{t}_{4}$ | Data LOW Set-Up Time to SCL LOW | Start Condition, Figure 1 | 100 |  | ns |
| $\mathrm{t}_{5}$ | Data HIGH Hold Time after SCL HIGH | Start Condition, Figure 1 | 100 |  | ns |

## Notes:

1. Exceeding the absolute maximum rating may damage the device.
2. The device is not guaranteed to function outside its operating rating.
3. Devices are ESD sensitive. Handling precautions recommended. Human body model, $1.5 \mathrm{k} \Omega$ in series with 100 pF .
4. See Applications section.
5. Parameters guaranteed by design. Not $100 \%$ production tested.

## Test Circuit



Figure 1. SMBus Timing


Figure 2. 3V/5V Current Limit Response Timing


Figure 3. +12V/-12V Current Limit Response Timing


Figure 4. VAUX Current Limit Threshold


Figure 5. VAUX Current Limit Response Timing

## Functional Description

## Hot Swap Insertion

When circuit boards are inserted into systems carrying live supply voltages ("hot plugged"), high inrush currents often result due to the charging of bulk capacitance that resides across the circuit board's supply pins. This transient inrush current can cause the system's supply voltages to temporarily go out of regulation, causing data loss or system lock-up. In more extreme cases, the transients occurring during a hot plug event may cause permanent damage to connectors or on-board components.
The MIC2590B addresses these issues by limiting the inrush currents to the load ( PCl Board), and thereby controlling the rate at which the load's circuits turn on. In addition, the MIC2590B offers input and output voltage supervisory functions and current-limiting to provide robust protection for both the host system and the PCI board.

## System Interfaces

The MIC2590B employs two system interfaces. One is the hot plug Interface (HPI) which includes ON[A/B], AUXEN[A/B], and /FAULT[A/B]. The other is the System Management Interface (SMI) consisting of SDA, SCL and /INT, (whose signals conform to the specifications and format of Intel's SMBus standard). The MIC2590B can be operated exclusively from the SMI, or can employ the HPI for power control while continuing to use the SMI for access to all but the power control registers.
In addition to the basic power control features of the MIC2590B accessible by the HPI, the SMI also gives the host access to the following information from the part:

1. Output voltage from each supply.
2. Output current from each supply.
3. Fault conditions occurring on each supply.

When using the System Management Interface for power control, do not use the hot plug Interface. Conversely, when using the HPI for power control, do not execute power control commands over the SMI bus (all other register accesses via the SMI bus remain permissible while in the HPI control mode). Note that if power control is performed via the SMIbus, the AUXENA, AUXENB, ONA and ONB pins should be tied to ground.

## Power-On Reset and Power Cycling

The MIC2590B utilizes $\mathrm{V}_{\text {StBy }}$ as the main supply input source. It is required for proper operation of the MIC2590B SMBus, registers and ADC and must be applied at all times. A Power-On Reset (POR) cycle is initiated after $\mathrm{V}_{\text {STBY }}$ rises above its UVLO threshold and remains valid at that voltage for $500 \mu \mathrm{~s}$. All internal registers except RESULT are cleared after POR. If $\mathrm{V}_{\text {STBY }}$ is recycled the MIC2590B enters a new power-on reset cycle. $V_{\text {STBY }}$ must be the first supply input applied.

Following the POR interval, the MAIN supply inputs of $12 \mathrm{~V}_{\mathbb{N}}, 12 \mathrm{MV}_{\mathbb{I N}}, 5 \mathrm{~V}_{\mathbb{I N}}$ and $3 \mathrm{~V}_{\mathbb{I N}}$ may be applied in any order. The SMBus is ready for access at the end of the POR interval. During $t_{p o r}$ all outputs are off.

## Power-Up Cycle (See Typical Application Circuit)

When a slot is off, the $5 \mathrm{~V}_{\text {GAtE }}$ and $3 \mathrm{~V}_{\text {Gate }}$ pins are held low with an internal pull-down current source. When a slot's main outputs are enabled, and all input voltages are above their respective undervoltage lockout thresholds, all four main supplies execute a controlled turn on. At this time, the GATE voltages of the 5 V and 3.3 V MOSFETs are ramped at a controlled rate from 0 V to approximately 11.5 V . This is sufficient to fully enhance the external MOSFETs for lowest possible DC losses. The ramp rate is controlled by $25 \mu \mathrm{~A}$ (typ.) current sources from the GATE pins charging each C $_{\text {gate }}$. The magnitude and slew rate of the output current is proportional to the value of $\mathrm{C}_{\text {GATE }}$ and the load capacitance. The minimum value of $\mathrm{C}_{\text {GATE }}$ is selected to ensure that during start-up the load current does not exceed the current-limit threshold. The following equation is used to determine the value of $\mathrm{C}_{\text {GATE }}$ (min):

$$
\mathrm{C}_{\text {GATE }}(\min )=\frac{\mathrm{I}_{\text {GATE }}}{\mathrm{I}_{\mathrm{LIM}}} \times \mathrm{C}_{\text {LOAD }}
$$

Where $\mathrm{C}_{\text {LOAD }}$ is the load capacitance connected to the 3.3 V and 5 V outputs and $\mathrm{I}_{\text {LIM }}$ and $\mathrm{I}_{\text {GAte }}$ are respectively the current-limit and gate charge current specifications as given in the Electrical Characteristics table. The output slew rate $\mathrm{dv} / \mathrm{dt}$ is computed by:

$$
\mathrm{dv} / \mathrm{dt}(\text { load })=\frac{\mathrm{I}_{\text {GATE }}}{\mathrm{C}_{\text {GATE }} \times 10^{6}}
$$

| I $_{\text {SLEw }}=\mathbf{2 5} \mu \mathrm{A}$ |  |
| :---: | :---: |
| $\mathrm{C}_{\text {GATE }}$ | $\mathbf{d v} / \mathbf{d t}$ (load) |
| $0.001 \mu \mathrm{~F}$ | $25000 \mathrm{~V} / \mathrm{s}$ |
| $0.01 \mu \mathrm{~F}$ | $2500 \mathrm{~V} / \mathrm{s}$ |
| $0.1 \mu \mathrm{~F}$ | $250 \mathrm{~V} / \mathrm{s}$ |
| $1 \mu \mathrm{~F}$ | $25 \mathrm{~V} / \mathrm{s}$ |

Table 1. 3.3V/5V Output Slew Rate Selection
For the +12 V and -12 V supplies, the output slew rate is controlled by capacitors connected to the $12 \mathrm{~V}_{\text {SLEWA }}$ and $12 \mathrm{~V}_{\text {SLEWB }}$ pins. To determine the minimum value of the slew rate capacitor, ( $\mathrm{C}_{\text {sLEw }}$ ), connected to $12 \mathrm{~V}_{\text {SLEw }}[\mathrm{A} / \mathrm{B}]$, the following equation is used:

$$
\mathrm{C}_{\text {SLEW }}(\min )=\frac{I_{\text {SLEW }}}{I_{\text {LIM }}} \times \mathrm{C}_{\text {LOAD }}
$$

where $\mathrm{C}_{\text {LOAD }}$ is the load capacitance connected to the +12 V and -12 V outputs, and $\mathrm{I}_{\text {LIM }}$ and $\mathrm{I}_{\text {sLew }}$ are respectively the current-limit and slew rate charge current values found in the Electrical Characteristics table. The
equation above computes the minimum value to guarantee the device does not enter into current limit. The slew rate $\mathrm{dv} / \mathrm{dt}$ is computed by:

$$
\mathrm{dv} / \text { dt at load }=\frac{\mathrm{I}_{\text {SLEW }}}{\mathrm{C}_{\text {SLEW }} \times 10^{6}}
$$

By appropriate selection of the value of $\mathrm{C}_{\text {SLEW }}$, it can be ensured that the magnitude of the inrush current never exceeds the current limit for a given load capacitance. Since one capacitor fixes the slew rate for both +12 V and -12 V , the capacitor value should be chosen to provide the slower slew rate of the two. Table 2 depicts the output slew rate for various values of $\mathrm{C}_{\text {SLEw }}$.

| $\mathbf{I}_{\text {sLEw }}=\mathbf{2 5} \mu \mathrm{A}$ |  |
| :---: | :---: |
| $\mathrm{C}_{\mathrm{GATE}}$ | $\mathbf{d v} / \mathbf{d t}$ (load) |
| $0.001 \mu \mathrm{~F}$ | $22000 \mathrm{~V} / \mathrm{s}$ |
| $0.01 \mu \mathrm{~F}$ | $2200 \mathrm{~V} / \mathrm{s}$ |
| $0.1 \mu \mathrm{~F}$ | $220 \mathrm{~V} / \mathrm{s}$ |
| $1 \mu \mathrm{~F}$ | $22 \mathrm{~V} / \mathrm{s}$ |

Table 2. $\pm 12 \mathrm{~V}$ Output Slew Rate Selection

## Power Down Cycle

When a slot is turned off, internal switches are connected to each of the outputs to discharge the PCl board's bypass capacitors to ground.

## Standby Mode

Standby mode is entered when any one (or more) enabled MAIN supply input(s) $\left(12 \mathrm{~V}_{\mathrm{IN}}, 12 \mathrm{MV}_{\mathrm{IN}^{N}}, 5 \mathrm{~V}_{\mathbb{I N}}\right.$ and $3 \mathrm{~V}_{\mathrm{IN}}$ ) drops below its respective UVLO threshold. The MIC2590B supplies two 3.3 V auxiliary outputs, $\mathrm{V}_{\text {AUX }}[\mathrm{A} / \mathrm{B}]$, satisfying PCI 2.2 specifications. These outputs are fed via the $\mathrm{V}_{\text {STBY }}$ input, and controlled by the AUXEN[A/B] inputs or via their SMI bus Control Registers. These outputs are independent of the MAIN outputs: should one or more of the MAIN supply inputs move below its UVLO thresholds, $\mathrm{V}_{\mathrm{AUX}}[\mathrm{A} / \mathrm{B}]$ still function as long as $\mathrm{V}_{\mathrm{STBY}}$ is present. Prior to entering standby mode, ONA and ONB (or the MAINA and MAINB bits in the Control Registers) inputs should be de-asserted. If this is not done, the MIC2590B will assert /FAULT, and also /INT if interrupts are enabled, when the MIC2590B detects an undervoltage condition on a supply input.

## Circuit Breaker Functions

The MIC2590B provides an electronic circuit breaker function that protects against excessive loads such as short circuits at each supply. When the current from one or more of a slot's MAIN outputs exceeds the current limit threshold $\left(50 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}\right.$ for 3.3 V and $5 \mathrm{~V}, 1.0 \mathrm{~A}$ for +12 V , and/or 0.2 Afor -12 V ) for a duration greater than $\mathrm{t}_{\mathrm{FLT}}$, the circuit breaker is tripped and all MAIN supplies (all outputs except $\mathrm{V}_{\mathrm{Aux}}[\mathrm{A} / \mathrm{B}]$ ) are shut off. Should the load current exceed $\mathrm{I}_{\text {THFAST }}(+12 \mathrm{~V}$ and $-12 \mathrm{~V})$, or cause a MAIN
output's $V_{\text {SENSE }}$ to exceed $V_{\text {THFAST }}(+3.3 \mathrm{~V}$ and +5 V ), the outputs are shut off with no delay. Undervoltage conditions on the MAIN supply inputs also trip the circuit breaker, but only when the MAIN outputs are enabled (to signal a supply input brown-out condition).
The $\mathrm{V}_{\text {AUX }}[\mathrm{A} / \mathrm{B}]$ outputs have their own separate circuit breaker functions. $\mathrm{V}_{\mathrm{AUx}}[\mathrm{A} / \mathrm{B}]$ do not incorporate a fast-trip threshold, but instead regulate the output current into a fault to avoid exceeding their operating current limit. The circuit breaker will trip due to overcurrents on $\mathrm{V}_{\text {AUX }}$ [ $\mathrm{A} / \mathrm{B}$ ] when the fault timer expires. This use of the $t_{F L T}$ timer prevents the circuit breaker from tripping prematurely due to brief current transients.
Following a fault condition, the outputs can be turned on again via the ON inputs (if the fault occurred on one of the MAIN outputs), via the AUXEN inputs (if the fault occurred on the AUX outputs), or by cycling both ON and AUXEN (if faults occurred on both the MAIN and AUX outputs). A fault condition can alternatively be cleared under SMI control of the ENABLE bits in the $\mathrm{C}_{\text {NTRL }}[A / B]$ registers. When the circuit breaker trips, /FAULT[A/B] will be asserted if the outputs were enabled through the hot plug Interface (non-SMI mode) inputs. At the same time, /INT will be asserted (unless interrupts are masked). Note that /INT is de-asserted by writing a logic 1 back into the respective fault bit position(s) in the STAT[A/B] register or the Common Status Register.
$\mathrm{t}_{\mathrm{FLT}}$ is set by external capacitors, $\mathrm{C}_{\mathrm{FIL}}[\mathrm{A} / \mathrm{B}]$, connected to the $\mathrm{C}_{\text {FILTER }}[\mathrm{A} / \mathrm{B}]$ pins. The equation below can be used to determine the capacitor value for a given duration of $\mathrm{t}_{\mathrm{FLT}}$ :

$$
\mathrm{C}_{\mathrm{FIL}} \cong 2.0 \mu . \times\left(\frac{\mathrm{t}_{\mathrm{FLT}}}{1 \text { second }}\right)
$$

## Thermal Shutdown

The internal $+12 \mathrm{~V},-12 \mathrm{~V}$ and VAUX MOSFETs are protected against damage not only by current limiting, but by dual-mode over-temperature protection as well. Each slot controller on the MIC2590B is thermally isolated from the other. Should an overcurrent condition raise the junction temperature of one slot's controller and internal pass elements to $140^{\circ} \mathrm{C}$, all of the outputs for that slot (including $\mathrm{V}_{\mathrm{Aux}}$ ) will be shut off, and the slot's /FAULT output will be asserted. The other slot's operation will remain unaffected. However, should the MIC2590B's overall die temperature exceed $160^{\circ} \mathrm{C}$, both slots (all outputs, including $V_{\text {AUXA }}$ and $V_{A U X B}$ ) will be shut off, whether or not a current-limit condition exists. A $160^{\circ} \mathrm{C}$ overtemperature condition additionally sets the overtemperature bit (OT_INT) in the Common Status Register.

## A/D Converter

The MIC2590B has a 20-channel, 8-bit A/D converter capable of monitoring the output voltage and current of each supply. This information is available via the System Management Interface. The information is particularly
intended for use by systems that support the IPMI standard, but may be used for any desired purpose.

## Interrupt Generation

In the MIC2590B, the /INT pin can be asserted (driven low) whenever a fault condition trips the circuit breaker. The MIC2590B can thus operate in either polled mode or interrupt mode. In the polled mode, the Interrupt Mask bit in the Common Status Register should be set, to prevent the /INT pin from being asserted. Upon a circuit breaker fault event the appropriate status bit is also set in the corresponding status registers. In order to clear the status bit the system must write a logic 1 back to same bit in the status register. Upon occurrence of the write the /INT pin will be de-asserted (if interrupts were enabled), if no other interrupts are pending. This method of "echo reset" allows data to be retained in the status registers until such time as the system software is ready to deal with that data, and then to control the earliest time at which the next interrupt might occur.

## System Management Interface (SMI)

The MIC2590B's System Management Interface uses the Read_Byte and Write_Byte subset of the SMBus protocols to communicate with its host via the System Management Interface bus. Additionally, the /INT output signals the controlling processor that one or more events need attention, if an interrupt-driven architecture is used. Note that theMIC2590B does not participate in the SMBus Alert Response Address (ARA) portion of the SMBus protocol.
The SMBus Read_Byte operation consists of sending the device's slave address, followed by the target register's internal address, and then clocking out the byte to be read
from the target register. Similarly, the Write_Byte operation consists of sending the device's slave address, followed by the target register's internal address, and then clocking in the byte to be written to the target register. The target register addresses for the MIC2590B are given in Table 4.

## MIC2590B SMBus Address Configuration

The MIC2590B responds to its own unique address which is assigned using A2, A1 and A0. These represent the 3 LSBs of its 7-bit address, as shown in Table 3. These address bits are assigned only during power up of the $\mathrm{V}_{\text {StBy }}$ supply input. These three bits allow up to eight MIC2590B devices in a single system. These pins are either grounded or left unconnected to specify a logical 0 or 1 respectively. A pin designated as a logical 1 may also be pulled up to $\mathrm{V}_{\text {StBy }}$.

| Inputs |  |  | MIC2590B Slave Addresses |  |
| :---: | :---: | :---: | :---: | :---: |
| A2 | A1 | A0 | Binary | Hex |
| 0 | 0 | 0 | 1000 000 ${ }_{\text {b }}$ | $80_{\text {h }}$ |
| 0 | 0 | 1 | $1000001_{\text {b }}$ | $82_{\text {h }}$ |
| 0 | 1 | 0 | 1000 010 ${ }_{\text {b }}$ | 84 h |
| 0 | 1 | 1 | 1000 011 ${ }_{\text {b }}$ | $86{ }_{\text {h }}$ |
| 1 | 0 | 0 | $1000100^{\text {b }}$ | $88{ }_{\text {h }}$ |
| 1 | 0 | 1 | 1000 101 ${ }_{\text {b }}$ | $8 \mathrm{~A}_{\mathrm{h}}$ |
| 1 | 1 | 0 | $1000110_{\text {b }}$ | $8 \mathrm{C}_{\mathrm{h}}$ |
| 1 | 1 | 1 | 1000 111 ${ }_{\text {b }}$ | $8 \mathrm{E}_{\mathrm{h}}$ |

Table 3. MIC2590B SMBus Addressing


Figure 6. Hot Plug Interface Mode Operation


Figure 7. READ_BYTE Protocol


Figure 8. WRITE_BYTE Protocol

Register Set and Programmer's Model

| Target Register |  | Common <br> Byte Value |  | Power-On <br> Default |
| :--- | :--- | :---: | :---: | :---: |
| Label | Description | Read | Write |  |
| RESULT | ADC Conversion <br> Result Register | 00 h | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| ADCNTRL | ADC Control <br> Register | $01_{\mathrm{h}}$ | $01_{\mathrm{h}}$ | $00_{\mathrm{h}}$ |
| CNTRLA | Control Register <br> Slot A | $02_{\mathrm{h}}$ | $02_{\mathrm{h}}$ | $00_{\mathrm{h}}$ |
| CNTRLB | Control Register <br> Slot B | $03_{\mathrm{h}}$ | $03_{\mathrm{h}}$ | $00_{\mathrm{h}}$ |
| STATA | Slot A Status | $04_{\mathrm{h}}$ | $04_{\mathrm{h}}$ | $00_{\mathrm{h}}$ |
| STATB | Slot B Status | $05_{\mathrm{h}}$ | $05_{\mathrm{h}}$ | $00_{\mathrm{h}}$ |
| STAT | Common Status <br> Register | $06_{\mathrm{h}}$ | $06_{\mathrm{h}}$ | $00_{\mathrm{h}}$ |

## Detailed Register Descriptions below:

| Conversion Result Register (RESULT), 8-Bits Read Only |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\substack{\text { pead.ony } \\ \text { repy }}}{ }$ | D[6] | D[5] | $\begin{gathered} \mathrm{D}[4] \\ \text { readoly } \end{gathered}$ | $\underset{\substack{\mathrm{D} \\ \text { readorly }}}{\mathrm{D}}$ | $\underset{\substack{\mathrm{D} \\ \text { readolony }}}{ }$ | $\underset{\substack{\text { reador.ony }}}{\mathrm{D}[1}$ | D[0] |
| Voltage or Current Data from ADC |  |  |  |  |  |  |  |


| Bit | Function | Operation |
| :---: | :---: | :---: |
| $D[7: 0]$ | Measure data from ADC | Read Only |

Power-Up Default Value: Undefined following POR Read Command Byte: $00000000_{\mathrm{b}}=00_{\mathrm{h}}$

| (ADC Control Register ADCNTRL), 8-Bits Read/Write |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\text { readonly }}{\text { [7] }}$ | ${ }_{\text {deadony }}^{\text {D }}$ [6] |  | $\underset{\substack{\text { read } \\ \text { witie }}}{\mathrm{D}[4]}$ | $\underset{\substack{\text { read } \\ \text { witie }}}{\mathrm{D}[3]}$ | $\underset{\substack{\text { read } \\ \text { witie }}}{\mathrm{D}[2]}$ | ${ }_{\substack{\text { read] } \\ \text { ceit } \\ \text { wite }}}^{\mathrm{D}}$ |  |
| Busy | Reserved | Reserved | SEL | PAR | Supply SelectSUP[2:0] |  |  |


| Bit(s) | Function | Operation |
| :---: | :---: | :---: |
| BUSY | ADC Status | $\begin{aligned} & 0=\text { ADC Quiescent } \\ & 1=\text { ADC Busy } \end{aligned}$ |
| D[6] | Reserved | Always Read as Zero |
| D[5] | Reserved | Always Read as Zero |
| SEL | A/D Slot Select | Specifies Channel for A/D Conversion $\begin{aligned} & 0=\operatorname{Slot} A \\ & 1=\text { Slot } B \end{aligned}$ |
| PAR | Parameter Control Bit for ADC Conversion | $\begin{aligned} & 0=\text { Current } \\ & 1=\text { Voltage } \end{aligned}$ |
| SUP[2:0] | Supply Select for ADC Conversion | $000=$ No Conversion <br> $001=3.3 \mathrm{~V}$ Supply <br> $010=5.0 \mathrm{~V}$ Supply <br> $011=+12 \mathrm{~V}$ Supply <br> $100=-12 \mathrm{~V}$ Supply <br> 101 = VAUX Supply |

$\begin{array}{ll}\text { Power-Up Default Value: } & 00000000_{b}=00_{h} \\ \text { Command Byte (R/W): } & 00000001_{b}=01_{h}\end{array}$
To operate the ADC the ADCNTRL register must first be initialized by selecting a slot, specifying whether voltage or current is to be measured and then specifying the specific supply that is to be monitored. The software must then wait 100 ms , or poll the BUSY bit until it is zero. The RESULT register will then contain the valid result of the conversion.

| Control Register, Slot A (CNTRLB), 8-Bits Read/Write |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}[7]$ | $\mathrm{D}[6]$ | $\mathrm{D}[5]$ | $D[4]$ | $\mathrm{D}[3]$ | $\mathrm{D}[2]$ | $\mathrm{D}[1]$ | $\mathrm{D}[\mathrm{l}$ |
| auapg | MANAPG | Resened | Resened | Reserved | Resened | MANA | AUXA |


| Bit(s) | Function | Operation |
| :---: | :--- | :--- |
| AUXAPG | AUX Output Power- <br> Good Status, Slot A | $1=$ Power-Good <br> (VAUXA output is <br> above its Vuvth <br> threshold) |
| MAINAPG | MAIN Output Power- <br> Good Status, Slot A | $1=$ Power-Good <br> (MAINA output is <br> above its Vuvth <br> threshold) |
| $\mathrm{D}[5]$ | Reserved | Always Read as Zero |
| $\mathrm{D}[4]$ | Reserved | Always Read as Zero |
| $\mathrm{D}[3]$ | Reserved | Always Read as Zero |
| $\mathrm{D}[2]$ | Reserved | Always Read as Zero |
| MAINA | MAIN Enable Control, <br> Slot A | $0=$ OFF, 1 = ON |
| VAUXA | VAUX Enable Control, <br> Slot A | $0=$ OFF, 1 = ON |

Power-Up Default Value: $\quad 00000000_{b}=00_{h}$
Command Byte (R/W): $\quad 00000010_{\mathrm{b}}=02_{\mathrm{h}}$
The power-up default value is 00 h . Slot A is disabled upon power-up, i.e., all supply outputs are off.

| Control Register, Slot B (CNTRLB), 8-Bits Read/Write |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D[7] | D[6] | D[5] | $\mathrm{D}[4]$ | D[3] | D[2] | $\mathrm{D}[1]$ | D[0] |
| AuxPeg | MANBPG | Reseeved | Resered | Reserved | Rese | Mans | AUXB |


| Bit(s) | Function | Operation |
| :---: | :--- | :--- |
| AUXBPG | AUX Output Power- <br> Good Status, Slot B | $1=$ Power-Good <br> (VAUXB output is <br> above its V Uvth <br> threshold) |
| MAINBPG | MAIN Output Power- <br> Good Status, Slot B | $1=$ Power-Good <br> (MAINB output is <br> above its Vuvth <br> threshold) |
| $\mathrm{D}[5]$ | Reserved | Always Read as Zero |
| $\mathrm{D}[4]$ | Reserved | Always Read as Zero |
| $\mathrm{D}[3]$ | Reserved | Always Read as Zero |
| D[2] | Reserved | Always Read as Zero |
| MAINB | MAIN Enable Control, <br> Slot B | 0 = OFF, 1 = ON |
| VAUXB | VAUX Enable Control, <br> Slot B | 0 = OFF, 1 = ON |

$\begin{array}{ll}\text { Power-Up Default Value: } & 00000000_{b}=00_{h} \\ \text { Command Byte (R/W): } & 00000011_{\mathrm{b}}=03_{\mathrm{h}}\end{array}$
The power-up default value is 00 h . Slot B is disabled upon power-up, i.e., all supply outputs are off.

| tus Register, Slot A (STATA), 8-Bits Read Only |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {D }}$ [7] ${ }^{\text {radiny }}$ | ${ }_{\text {D }} \mathrm{D}[6]$ | $\left.{ }_{\text {dea }} \mathrm{D} 5\right]$ | D[4] | ${ }^{\text {D [3] }}$ [ | ${ }^{\text {D } 2]}$ | D[1] | D[0] |
|  |  |  | $\substack{\text { read } \\ \text { write }}_{\text {ceit }}$ | $\substack{\text { read } \\ \text { wite }}_{\text {cite }}$ | $\substack{\text { read } \\ \text { wite }}$ | , read | $\underbrace{\text { ate }}_{\substack{\text { read } \\ \text { write }}}$ |
| lta | mana | vauxa | Vauxaf | 12 WVAF | 12VAF | sVaf | उVAF |


| Bit(s) | Function | Operation |
| :---: | :---: | :---: |
| FALUTA | FAULT Pin Status, Slot A | Notes 1 \& 2 |
| MAINA | MAIN Enable Status, Slot A | Represents actual state (on/off) of the four main power outputs for Slot A. $(+12 \mathrm{~V},+5 \mathrm{~V},+3.3 \mathrm{~V}$ and -12 V ) 1 = MAIN Power On $0=$ MAIN Power Off |
| VAUXA | VAUX Enable Status, Slot A | Represents actual state (on/off) of the auxiliary power outputs for Slot A. <br> 1 = MAIN Power On <br> $0=$ MAIN Power Off |
| VAUXFA | Overcurrent Fault VAUX Supply | $\begin{aligned} & 1=\text { Fault } \\ & 0=\text { No Fault } \end{aligned}$ |
| 12MVFA | Overcurrent Fault <br> -12V Supply | $\begin{aligned} & 1=\text { Fault } \\ & 0=\text { No Fault } \end{aligned}$ |
| 12VFA | Overcurrent Fault 12V Supply | $\begin{aligned} & 1=\text { Fault } \\ & 0=\text { No Fault } \end{aligned}$ |
| 5VFA | Overcurrent Fault 5V Supply | $\begin{aligned} & 1=\text { Fault } \\ & 0=\text { No Fault } \end{aligned}$ |
| 3VFA | Overcurrent Fault 3V Supply | $\begin{aligned} & 1=\text { Fault } \\ & 0=\text { No Fault } \end{aligned}$ |

## Power-Up Default Value: $\quad 00000000_{b}=00_{h}$ <br> Read Command Byte (R/W): $00000100_{b}=04_{h}$

The power-up default value is 00 h . The slot is disabled upon power-up, i.e., all supply outputs are off. In response to an overcurrent fault condition, writing a logical 1 back into the active (or set) bit position will clear the bit and deassert /INT. The status of the /FAULTA pin is not affected by reading the Status Register.

| Status Register, Slot B (STATB), 8-Bits Read Only |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}[7]$ |  | $\left.{ }_{\text {D }} \mathrm{D} 5\right]$ | $\mathrm{D}[4]$ | $\mathrm{D}[3]$ | $\mathrm{D}[2]$ | $\underset{\substack{\mathrm{D} \text { read }}}{ }$ | $\begin{gathered} \text { croad } \\ \text { reaic } \end{gathered}$ |
|  | MAINB | vaux | VAUXBF | ${ }^{12 \text { MVEF }}$ | ${ }^{12 V B E}$ | 5VBF |  |


| Bit(s) | Function | Operation |
| :---: | :---: | :---: |
| FALUTB | FAULT Pin Status, Slot B | Notes 1 \& 2 |
| MAINB | MAIN Enable Status, Slot B | Represents actual state (on/off) of the four main power outputs for Slot B. (+12V, +5V, +3.3V and -12V) 1 = MAIN Power On $0=$ MAIN Power Off |
| VAUXB | VAUX Enable Status, Slot B | Represents actual state (on/off) of the auxiliary power outputs for Slot B. <br> 1 = MAIN Power On <br> 0 = MAIN Power Off |
| VAUXFB | Overcurrent Fault VAUX Supply | $\begin{aligned} & 1=\text { Fault } \\ & 0=\text { No Fault } \end{aligned}$ |
| 12MVFB | Overcurrent Fault <br> -12V Supply | $\begin{aligned} & 1=\text { Fault } \\ & 0=\text { No Fault } \end{aligned}$ |
| 12VFB | Overcurrent Fault 12V Supply | $\begin{aligned} & 1=\text { Fault } \\ & 0=\text { No Fault } \end{aligned}$ |
| 5VFB | Overcurrent Fault 5V Supply |  |
| 3VFB | Overcurrent Fault 3V Supply | $\begin{array}{\|l\|l} \hline 1=\text { Fault } \\ 0=\text { No Fault } \\ \hline \end{array}$ |

## Power-Up Default Value: $\quad 00000000^{b}=00_{h}$ Read Command Byte (R/W): $00000101_{\mathrm{b}}=05_{\mathrm{h}}$

The power-up default value is 00 h . The slot is disabled upon power-up, i.e., all supply outputs are off. In response to an overcurrent fault condition, writing a logical 1 back into the active (or set) bit position will clear the bit and deassert /INT. The status of the /FAULTB pin is not affected by reading the Status Register.

Note 1. $1=/ F A U L T[A / B]$ pin asserted, indicating a fault condition (/FAULT is LOW).
$0=/$ FAULT[A/B] pin is de-asserted (/FAULT is HIGH).
If FAULT[A/B] has been set by an overcurrent condition on one (or more) of the main outputs, the corresponding ON[A/B] must go LOW to reset FAULT. If FAULT[A/B] has been set by an overcurrent on a VAUX output, the corresponding AUXEN[A/B] must go LOW to reset FAULT. If an overcurrent has occurred on both a main output and VAUX output of a slot, both ON[A/B] and AUXEN[A/B] of the corresponding slot must go LOW to reset FAULT.
Note 2. The FAULT bits, and the /FAULT pins, are not active when the MIC2590B power paths are controlled by the System Management Interface (SMBus). When using SMI power path control for a slot, the AUXEN and ON pins for that slot must be tied to ground.

| Common Status Register, (STAT), 8-Bits Read/Write |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\substack{\mathrm{D} \\ \text { rea.ony }}}{\mathrm{D}[7]}$ | $\underset{\substack{\text { Deadoliy } \\ \text { read }}}{ }$ | ${ }^{\mathrm{D}[5]}$ | $\begin{gathered} \mathrm{D}[4] \\ \text { readony } \end{gathered}$ | $\underset{\substack{\text { read } \\ \text { wifie }}}{\mathrm{D}[3]}$ |  | $\underset{\substack{\text { reade } \\ \text { wifte }}}{\mathrm{D}[1]}$ | D[0] |
| Resered | Resened | spib | GPA | INTMSK | Uv_INT | ot_nt |  |


| Bit(s) | Function | Operation |
| :---: | :---: | :---: |
| D[7] | Reserved | Always read as zero |
| D[6] | Reserved | Always read as zero |
| GPIB | General Purpose Input, Slot B | State of GPIB pin |
| GPIA | General Purpose Input, Slot A | State of GPIA pin |
| INTMSK | Interrupt Mask | $0=/$ INT generation is enabled <br> 1 = /INT generation is disabled. <br> The MIC2590B does not participate in the SMBus Alert Response Address (ARA) Protocol. |
| UV_INT | Undervoltage Interrupt | Set whenever a circuit Interrupt breaker fault condition occurs as a result of an undervoltage lockout condition on one of the main supply inputs. This bit is only set if a UVLO condition occurs while one or both of the $O N[A / B]$ pins are asserted or the MAIN[A/B] enable control bits are set. |
| OT_INT | Overtemperature Interrupt | Set whenever a circuit breaker fault occurs as a result of an overtemperature condition exceeding $160^{\circ} \mathrm{C}$ shutting both channels off. |
| D[0] | Reserved | Read Undefined |

Power-Up Default Value: $\quad 00000000_{\mathrm{b}}=00_{\mathrm{h}}$
Command Byte (R/W): $\quad 00000110^{b}=06_{h}$
To reset the OT_INT and UV_INT fault bits a logical 1 must be written back to these bits.

## Application Information

## Current Sensing

For the three power supplies switched with internal MOSFETs (+12V, -12 V , and $\mathrm{V}_{\text {Aux }}$ ), the MIC2590B provides all necessary current sensing functions to protect the IC, the load, and the power supply. For the remaining four supplies which the part is designed to control, the high currents at which these supplies typically operate makes sensing the current inside the MIC2590B impractical. Therefore, each of these supplies (3VA, 5VA, 3 VB , and 5 VB ) requires an external current sensing resistor. The $\mathrm{V}_{\text {IN }}$ connection to the IC from each supply (e.g., $5 \mathrm{~V}_{\text {INA }}$ ) is connected to the positive terminal of the slot's current sense amplifier, and the corresponding SENSE input (in this case, $5 \mathrm{~V}_{\text {SENSEA }}$ ) is connected to the negative terminal of the current sense amplifier.

## Sense Resistor Selection

The MIC2590B uses low-value sense resistors to measure the current flowing through the MOSFET switches to the loads. These sense resistors are nominally valued at $50 \mathrm{~m} \Omega / \mathrm{L}_{\mathrm{LOAD}(\text { CONT })}$. To accommodate worst-case tolerances for both the sense resistor, (allow $\pm 3 \%$ over time and temperature for a resistor with $\pm 1 \%$ initial tolerance) and still supply the maximum required steady-state load current, a slightly more detailed calculation must be used.
The current limit threshold voltage (the "trip point") for the MIC2590B may be as low as 35 mV , which would equate to a sense resistor value of $35 \mathrm{~m} \Omega / /_{\text {LOAD(CONT) }}$. Carrying the numbers through for the case where the value of the sense resistor is $3 \%$ high, this yields:

$$
\mathrm{R}_{\text {SENSE }}=\frac{35 \mathrm{~m} \Omega}{(1.03)\left(\mathrm{l}_{\mathrm{LOAD}(\mathrm{CONT})}\right)}=\frac{34 \mathrm{~m} \Omega}{\mathrm{I}_{\mathrm{LOAD}(\mathrm{CONT})}}
$$

Once the value of $\mathrm{R}_{\text {SENSE }}$ has been chosen in this manner, it is good practice to check the maximum $\mathrm{I}_{\text {LOAD(CONT) }}$ which the circuit may let through in the case of tolerance build-up in the opposite direction. Here, the worst-case maximum is found using a 65 mV trip voltage and a sense resistor which is $3 \%$ low in value. The resulting current is:

$$
\mathrm{I}_{\mathrm{LOAD}(\mathrm{CONT}, \mathrm{MAX})}=\frac{65 \mathrm{~m} \Omega}{(0.97)\left(\mathrm{R}_{\text {SENSE(NOM) }}\right)}=\frac{67 \mathrm{~m} \Omega}{\mathrm{R}_{\text {SENSE(NOM })}}
$$

As an example, if an output must carry a continuous 4.4 A without nuisance trips occurring, $\mathrm{R}_{\text {SENSE }}$ for that output should be $34 \mathrm{~m} \Omega / 4.4 \mathrm{~A}=7.73 \mathrm{~m} \Omega$. The nearest standard value is $7.5 \mathrm{~m} \Omega$, so a $7.5 \mathrm{~m} \Omega \pm 1 \%$ resistor would be a good choice. At the other set of tolerance extremes, I LOAD(COnt, max) for the output in question is then simply $67 \mathrm{mV} / 7.5 \mathrm{~m} \Omega=8.93 \mathrm{~A}$. Knowing this final datum, we can determine the necessary wattage of the sense resistor, using $P=I^{2} R$. Here I will be I Load(cont, max), and $R$ will be $(0.97)\left(R_{\text {SENSE(NOM) }}\right)$. These numbers yield the following:

$$
\mathrm{P}_{\mathrm{MAX}}=(8.93 \mathrm{~A})^{2}(7.28 \mathrm{~m} \Omega)=0.581 \mathrm{~W}
$$

A 1.0W sense resistor would work well in this application.

## Kelvin Sensing

Because of the low values of the sense resistors, special care must be used to accurately measure the voltage drop across them. Specifically, the voltage across each $\mathrm{R}_{\text {SENSE }}$ must employ Kelvin sensing. This is simply a means of making sure that any voltage drops in the power traces connecting to the resistors are not picked up in addition to the voltages across the sense resistors themselves. If accuracy must be paid for, it's worth keeping.
Figure 9 illustrates how Kelvin sensing is performed. As can be seen, all the high current in the circuit (let us say, from $+5 \mathrm{~V}_{\text {INA }}$ through $\mathrm{R}_{\text {SENSE }}$ and then to the drain of the +5 VA output MOSFET) flows directly through the power PCB traces and $\mathrm{R}_{\text {SENSE }}$. The voltage drop resulting across $\mathrm{R}_{\text {SENSE }}$ is sampled in such a way that the high currents through the power traces will not introduce any extraneous IR drops.

Power Trace
From $V_{\text {cc }}$

Power Trace
To MOSFET Drain


Figure 9. Kelvin Sensing Connections for R Sense

## MOSFET Selection

Selecting the proper MOSFET for use as current pass and switching element for each of the 3 V and 5 V slots of the MIC2590B involves four straight forward tasks:

1. Choice of a MOSFET which meets the minimum voltage requirements.
2. Determination of maximum permissible on-state resistance $\left[\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right]$.
3. Selection of a device to handle the maximum continuous current (steady-state thermal issues).
4. Verification of the selected part's ability to withstand current peaks (transient thermal issues).

## MOSFET Voltage Requirements

The first voltage requirement for each MOSFET is easily stated: the drain-source breakdown voltage of the MOSFET must be greater than $\mathrm{V}_{\mathbb{I N}(\operatorname{Max})}$ for the slot in question. For instance, the 5 V input may reasonably be expected to see high-frequency transients as high as 5.5 V . Therefore, the drain-source breakdown voltage of the MOSFET must be at least 6 V .

The second breakdown voltage criteria which must be met is a bit subtler than simple drain-source breakdown voltage, but is not hard to meet. Low-voltage MOSFETs generally have low breakdown voltage ratings from gate to source as well. In MIC2590B applications, the gates of the external MOSFETs are driven from the +12 V input to the IC. That supply may well be at $12 \mathrm{~V}+(5 \% \times 12 \mathrm{~V})=$ 12.6 V . At the same time, if the output of the MOSFET (its source) is suddenly shorted to ground, the gate-source voltage will go to $(12.6 \mathrm{~V}-0 \mathrm{~V})=12.6 \mathrm{~V}$. This means that the external MOSFETs must be chosen to have a gatesource breakdown voltage in excess of 13 V ; after 12 V absolute maximum the next commonly available voltage class has a permissible gate-source voltage of 20 V maximum. This is a very suitable class of device. At the present time, most power MOSFETs with a 20V gatesource voltage rating have a 30 V drain-source breakdown rating or higher. As a general tip, look to surface mount devices with a drain-source rating of 30 V as a starting point.

## MOSFET Maximum On-State Resistance

The MOSFETs in the +3.3 V and +5 V MAIN power paths will have a finite voltage drop, which must be taken into account during component selection. A suitable MOSFET's datasheet will almost always give a value of on resistance for the MOSFET at a gate-source voltage of 4.5 V , and another value at a gate-source voltage of 10 V . As a first approximation, add the two values together and divide by two to get the on resistance of the device with 7 Volts of enhancement (keep this in mind; we'll use it in the following Thermal Issues sections). The resulting value is conservative, but close enough. Call this value R R ON . Since a heavily enhanced MOSFET acts as an ohmic (resistive) device, almost all that is required to calculate the voltage drop across the MOSFET is to multiply the maximum current times the MOSFET's RoN. The one addendum to this is that MOSFETs have a slight increase in Ron with increasing die temperature. A good approximation for this value is $0.5 \%$ increase in $\mathrm{R}_{\mathrm{on}}$ per ${ }^{\circ} \mathrm{C}$ rise in junction temperature above the point at which Ron was initially specified by the manufacturer. For instance, the Vishay (Siliconix) Si4430DY, which is a commonly used part in this type of application, has a specified $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of $8.0 \mathrm{~m} \Omega$ max. at $\mathrm{V}_{\mathrm{G}-\mathrm{s}}=4.5 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of $4.7 \mathrm{~m} \Omega$ max. at $\mathrm{V}_{\mathrm{G}-\mathrm{s}}$ $=10 \mathrm{~V}$. Then $\mathrm{R}_{\mathrm{ON}}$ is calculated as:

$$
\mathrm{R}_{\mathrm{ON}}=\frac{(4.7 \mathrm{~m} \Omega+8.0 \mathrm{~m} \Omega)}{2}=6.35 \mathrm{~m} \Omega
$$

at $25^{\circ} \mathrm{C} \mathrm{T}_{\mathrm{J}}$. If the actual junction temperature is estimated to be $110^{\circ} \mathrm{C}$, a reasonable approximation of $R_{\mathrm{ON}}$ for the Si4430DY at temperature is:
$6.35 \mathrm{~m} \Omega\left[1+\left(100^{\circ}-25^{\circ}\right)\left(\frac{0.5 \%}{{ }^{\circ} \mathrm{C}}\right)\right]=6.35 \mathrm{~m} \Omega\left[1+\left(85^{\circ}\right)\left(\frac{0.5 \%}{{ }^{\circ} \mathrm{C}}\right)\right] \cong 9.05 \mathrm{~m} \Omega$
Note that this is not a closed-form equation; if more precision were required, several iterations of the calculation might be necessary. This is demonstrated in
the section "MOSFET Transient Thermal Issues."
For the given case, if Si 4430 DY is operated at an $\mathrm{I}_{\text {DRAIN }}$ of 7.6A, the voltage drop across the part will be approximately $(7.6 \mathrm{~A})(9.05 \mathrm{~m} \Omega)=69 \mathrm{mV}$.

## MOSFET Steady-State Thermal Issues

The selection of a MOSFET to meet the maximum continuous current is a fairly straightforward exercise. First, arm yourself with the following data:

- The value of $I_{\text {load (Cont, max) }}$ for the output in question (see Sense Resistor Selection).
- The manufacturer's data sheet for the candidate MOSFET.
- The maximum ambient temperature in which the device will be required to operate.
- Any knowledge you can get about the heat sinking available to the device (e.g., Can heat be dissipated into the ground plane or power plane, if using a surface mount part? Is any airflow available?).
Now it gets easy: steady-state power dissipation is found by calculating $I^{2}$ R. As noted in "MOSFET Maximum OnState Resistance," above, the one further concern is the MOSFET's increase in $R_{\text {ON }}$ with increasing die temperature. Again, use the Si4430DY MOSFET as an example, and assume that the actual junction temperature ends up at $110^{\circ} \mathrm{C}$. Then $\mathrm{R}_{\mathrm{ON}}$ at temperature is again approximately $9.05 \mathrm{~m} \Omega$. Again, allow a maximum $I_{\text {DRAIN }}$ of 7.6A:

$$
\text { Power Dissipation } \cong I_{\mathrm{DRAIN}}{ }^{2} \times \mathrm{R}_{\mathrm{ON}}=(7.6 \mathrm{~A})^{2} \times 9.05 \mathrm{~m} \Omega \cong 0.523 \mathrm{~W}
$$

The next step is to make sure that the heat sinking available to the MOSFET is capable of dissipating at least as much power (rated in ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) as that with which the MOSFET's performance was specified by the manufacturer. Formally put, the steady-state electrical model of power dissipated at the MOSFET junction is analogous to a current source, and anything in the path of that power being dissipated as heat into the environment is analogous to a resistor. It's therefore necessary to verify that the thermal resistance from the junction to the ambient is equal to or lower than that value of thermal resistance (often referred to as $\mathrm{R}_{\theta(J A)}$ ) for which the operation of the part is guaranteed. As an applications issue, surface mount MOSFETs are often less than ideally specified in this regard-it's become common practice simply to state that the thermal data for the part is specified under the conditions "Surface mounted on FR-4 board, $\mathrm{t} \leq 10$ seconds," or something equally mystifying. So here are a few practical tips:

1. The heat from a surface mount device such as an SO-8 MOSFET flows almost entirely out of the drain leads. If the drain leads can be soldered down to one square inch or more of copper the copper will act as the heat sink for the part. This copper must be on the same layer of the board as
the MOSFET drain.
2. Since the rating for the part is given as "for 10seconds," derate the maximum junction temperature by $35^{\circ} \mathrm{C}$. This is the standard good practice derating of $25^{\circ} \mathrm{C}$, plus another $10^{\circ} \mathrm{C}$ to allow for the time element of the specification.
3. Airflow, if available, works wonders. This is not the place for a dissertation on how to perform airflow calculations, but even a few LFM (linear feet per minute) of air will cool a MOSFET down dramatically. If you can position the MOSFET(s) in question near the inlet of a power supply's fan, or the outlet of a processor's cooling fan, that's always a good free ride.
4. Although it seems a rather unsatisfactory statement, the best test of a surface-mount MOSFET for an application (assuming the above tips show it to be a likely fit) is an empirical one. The ideal evaluation is in the actual layout of the expected final circuit, at full operating current. The use of a thermocouple on the drain leads, or in infrared pyrometer on the package, will then give a reasonable idea of the device's junction temperature.

## MOSFET Transient Thermal Issues

Having chosen a MOSFET that will withstand the imposed voltage stresses, and be able to handle the worst-case continuous $I^{2} R$ power dissipation which it will see, it remains only to verify the MOSFET's ability to handle short-term overload power dissipation without overheating. Here, nature and physics work in our favor: a

MOSFET can handle a much higher pulsed power without damage than its continuous dissipation ratings would imply. The reason for this is that, like everything else, semiconductor devices (silicon die, lead frames, etc.) have thermal inertia. This is easily understood by all of us who have stood waiting for a pot of water to boil.
In terms related directly to the specification and use of power MOSFETs, this is known as "transient thermal impedance." Almost all power MOSFET data sheets give a Transient Thermal Impedance Curve, which is a handy tool for making sure that you can safely get by with a less expensive MOSFET than you thought you might need. For example, take the case where $\mathrm{t}_{\text {FLT }}$ for the 5 V supply has been set to 50 ms , $\mathrm{I}_{\text {LOAD(CONt,MAX) }}$ is 5.0 A , the slow-trip threshold is 50 mV nominal, and the fast-trip threshold is 100 mV . If the output is connected to a $0.60 \Omega$ load, the output current from the MOSFET for the slot in question will be regulated to 5.0 A for 50 ms before the part's circuit breaker trips. During that time, the dissipation in the MOSFET is given by:

$$
\begin{aligned}
& \mathrm{P}=\mathrm{E} \times I \mathrm{E}_{\text {MOSFET }}=[5 \mathrm{~V}-5 \mathrm{~A}(0.6 \Omega \mathrm{~A}]=2 \mathrm{~V} \\
& \mathrm{P}_{\text {MOSFET }}=(2 \mathrm{~V} \times 5 \mathrm{~A})=10 \mathrm{~W} \text { for } 50 \mathrm{~ms}
\end{aligned}
$$

Wow! Looks like we need a really hefty MOSFET to withstand just this unlikely-but plausible enough to protect against-fault condition. Or do we? This is where the transient thermal impedance curves become very useful. Figure 10 shows those curves for the Vishay (Siliconix) Si4430DY, a commonly used SO-8 power MOSFET.


Figure 10. Si4430DY MOSFET Transient Thermal Impedance Curve

Using this graph is not nearly as daunting as it may at first appear. Taking the simplest case first, we'll assume that once a fault event such as the one in question occurs, it will be along time, 10 minutes or more, before the fault is isolated and the slot is reset. In such a case, we can approximate this as a "single pulse" event, that is to say, there's no significant duty cycle. Then, reading up from the X -axis at the point where "Square Wave Pulse Duration" is equal to $0.1 \mathrm{sec}(=100 \mathrm{~ms})$, we see that the effective thermal impedance of this MOSFET to a single pulse event of this duration is only $6 \%$ of its continuous $R_{\theta(J)}$.
This particular part is specified as having an $\mathrm{R}_{\theta(\mathrm{JA})}$ of $50^{\circ} \mathrm{C} / \mathrm{W}$ for intervals of 10 seconds or less. So, some further math, just to get things ready for the finale:
Assume $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ maximum, 1 square inch of copper at the drain leads, no airflow.
Assume the MOSFET has been carrying just about 5A for some time.
Then the starting (steady-state) $T_{J}$ is:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{J}} \cong 55^{\circ} \mathrm{C}+(7.3 \mathrm{~m} \Omega)(5 \mathrm{~A})^{2}\left(30^{\circ} \mathrm{C} / \mathrm{W}\right) \\
& \mathrm{T}_{\mathrm{J}} \cong 60.5^{\circ} \mathrm{C}
\end{aligned}
$$

Iterate the calculation once to see if this value is within a few percent of the expected final value. For this iteration we will start with $T_{J}$ equal to the already calculated value of $67^{\circ} \mathrm{C}$ :
$R_{\text {ON }}$ at $\mathrm{T}_{\mathrm{J}}=60.5^{\circ} \mathrm{C}=\left[1+\left(60.5^{\circ} \mathrm{C}-25^{\circ}\right)\left(0.5 \% /^{\circ} \mathrm{C}\right)\right] \times 6.35 \mathrm{~m} \Omega$

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{ON}} \text { at } \mathrm{T}_{\mathrm{J}}=60.5^{\circ} \mathrm{C} \cong 7.48 \mathrm{~m} \Omega \\
& \mathrm{~T}_{\mathrm{J}} \cong 55^{\circ} \mathrm{C}+(7.3 \mathrm{~m} \Omega)(5 \mathrm{~A})^{2}\left(30^{\circ} \mathrm{C} / \mathrm{W}\right) \\
& \mathrm{T}_{J} \cong 60.6^{\circ} \mathrm{C}
\end{aligned}
$$

At this point, the simplest thing to do is to approximate $T_{J}$ as $61^{\circ} \mathrm{C}$, which will be close enough for all practical purposes.

Finally, add $(10 \mathrm{~W})\left(67^{\circ} \mathrm{C} / \mathrm{W}\right)(0.03)=21^{\circ} \mathrm{C}$ to the steadystate $\mathrm{T}_{j}$ to get $\mathrm{T}_{\text {J(TRANSIENT max) }}=82^{\circ} \mathrm{C}$. The Si4430DY can easily handle this value of $\mathrm{T}_{\text {J(MAX) }}$.
A second illustration of the use of the transient thermal impedance curves: assume that the system will attempt multiple retries on a slot showing a fault, with a one second interval between retry attempts. This frequency of restarts will significantly increase the dissipation in the Si4430DY MOSFET. Will the MOSFET be able to handle the increased dissipation? We get the following:
The same part is operating into a persistent fault, so it is cycling in a square-wave fashion (no steady-state load) with a duty cycle of ( $50 \mathrm{msec} / \mathrm{second}=0.05$ ).
On the Transient Thermal Impedance Curves, read up from the X -axis to the line showing Duty Cycle equaling 0.05 . The effective $R_{\theta(J A)}=\left(0.7 \times 67^{\circ} \mathrm{C} / \mathrm{W}\right)=4.7^{\circ} \mathrm{C} / \mathrm{W}$.

Calculating the peak junction temperature:

$$
\mathrm{T}_{\text {JPEAK MAX) }}=\left[(10 \mathrm{~W})\left(4.7^{\circ} \mathrm{C} / \mathrm{W}\right)+55^{\circ} \mathrm{C}\right]=102^{\circ} \mathrm{C}
$$

And finally, checking the RMS power dissipation just to be complete:

$$
\mathrm{P}_{\mathrm{RMS}}=(5 \mathrm{~A})^{2}(7.47 \mathrm{~m} \Omega) \sqrt{0.05}=0.042 \mathrm{~W}
$$

which will result in a negligible temperature rise.
The Si4430DY is electrically and thermally suitable for this application.

## MOSFET and Sense Resistor Selection Guide

Listed below, by Manufacturer and Type Number, are some of the more popular MOSFET and resistor types used in PCI hot plug applications. Although far from comprehensive, this information will constitute a good starting point for most designs.

| MOSFET Vendors | Key MOSFET Type(s) | Web Address |
| :---: | :---: | :---: |
| Vishay (Siliconix) | Si4430DY ("LittleFoot" Series) | www.siliconix.com |
|  | Si4420DY ("LittleFoot" Series) |  |
| International Rectifier | IRF7413A (SO-8 package part) | www.irf.com |
|  | Si4420DY (second source to Vishay) |  |
| Fairchild Semiconductor | FDS6644 (SO-8 package part) | www.fairchildsemi.com |
|  | FDS6670A (SO-8 package part) |  |


| Resistor Vendors | Sense Resistors | Web Address |
| :---: | :---: | :---: |
| Vishay (Dale) | "WSL" Series | www.vishay.com/docs/wsl_30100.pdf |
| IRC | "OARS" Series | irctt.com/pdf_files/OARS.pdf |
|  | "LR" Series | irctt.com/pdf_files/LRC.pdf |

## Power Supply Decoupling

In general, prudent system design requires that power supplies used for logic functions should have less than 100 mV of noise at frequencies of 100 kHz and above. This is especially true given the speeds of moden logic families, such as the 1.2 micron CMOS used in the MIC2590B. In particular, the -12 V supply should have less than 100 mV of peak-to-peak noise at frequencies of 1 MHz or higher. This is because the -12 V supply is the most negative potential applied to the IC, and is therefore connected to the device's substrate. All of the subcircuits integrated onto the silicon chip are hence subjected by capacities coupling to any HF noise on the -12 V supply. While individual capacitances are quite low, the amount of injected energy required to cause a "glitch" can also be quite low at the internal nodes of high speed logic circuits.
Less obviously, but equally important, is the fact that the internal charge pump for the $3.3 \mathrm{~V}_{\text {AUx }}$ supplies is somewhat susceptible to noise on the +12 V input when that input is at or near zero volts. The +12 V supply should not carry HF noise in excess of 200 mV peak-to-peak with respect to chip ground when it is in the "off" state.
If either the -12 V input, the +12 V input, of both supplies do carry significant HF noise (as can happen when they are locally derived by a switching converter), the solution is both small and inexpensive. An LC filter made of a ferrite bead between the noisy power supply input and the MIC2590B, followed by a "composite capacitor" from the affected MIC2590B input pin to ground will suffice for almost any situation. A good composite capacitor for this purpose is the parallel combination of a $47 \mu \mathrm{~F}$ tantalum bulk decoupling capacitor, and one each $1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ ceramic capacitors for high-frequency bypass. A suggested ferrite bead for such use is Fair-Rite Products Corporation part number 2743019447 (this is a surfacemountable part). Similar parts from other vendors will also work well, or a $0.27 \mu \mathrm{H}$, air-core coil can be used.


Figure 11. Filter Circuit for Noisy Supplies (+3.3V and/or -12V)
It is theoretically possible that high-amplitude, HF noise reflected back into one or both of the MIC2590B's -12 V outputs could interfere with proper device operation, although such noisy loads are unlikely to occur in the real world. If this becomes an application-specific concern, a pair of filters similar to that in Figure 11 will provide the required HF bypassing. The capacitors would be connected to the MIC2590B's -12 V output pins, and the ferrite beads would be placed between the -12 V output pins and the loads.

## -12V Input Clamp Diode

The -12 V input to the MIC2590B is the most negative potential on the part, and is therefore connected to the chip's substrate (as described in "Power Supply Decoupling," above). Although no particular sequencing of the -12 V supply relative to the other MIC2590B supplies is required for normal operation, this substrate connection does mean that the -12 V input must never exceed the voltage on the GROUND pin of the IC by more than 0.3 volts. In some systems, even though the -12 V supply will discharge towards ground potential when it is turned OFF, the possibility exists that power supply output ringing or $\mathrm{L}(\mathrm{di} / \mathrm{dt})$ effects in the wiring and on the PCB itself will cause brief transient voltages in excess of +0.3 V to appear at the -12 V input. The simplest way to deal with such a transient is to clamp it with a Schottky diode. The diode's a node should be physically placed directly at the -12 V input to the MIC2590B, and its cathode should have as short a path as possible back to the part's ground. A good SMT part for this application is ON Semiconductor's type MBRS140T3 (1A, 40V). Although the 40 V rating of this part is a bit gratuitous, it is an inexpensive industrystandard part with many second sources. Unless it is absolutely known in advance that the voltage on the "12 V " inputs will never exceed 0.0 V at the IC's -12 V input pins, it's wise to at least leave a position for this diode in the board layout and then remove it later. This final determination should be made by observations of the voltage at the -12 V input with a fast storage oscilloscope, under turn-on and turn-off conditions.

## Gate Resistor Guidelines

The MIC2590B controls four external power MOSFETs, which handle the high currents for each of the two 3.3 V and 5 V outputs. A capacitor ( $\mathrm{C}_{\text {GATE }}$ ) is connected in the application circuit from each GATE pin of the MIC2590B to ground. Each $\mathrm{C}_{\text {GAtE }}$ controls the ramp-up rate of its respective power output (e.g., $5 \mathrm{~V}_{\text {оитв }}$ ). These capacitors, which are typically in the 10 nF range, cause the GATE outputs of the MIC2590B to have very low AC impedances to ground at any significant frequency. It is therefore necessary to place a modest value of gate damping resistance ( $\mathrm{R}_{\text {GATE }}$ ) between each $\mathrm{C}_{\text {GATE }}$ and the gate of its associated MOSFET. These resistances prevent high-frequency MOSFET source-follower oscillations from occurring. The exact value of the resistors used is not critical; $47 \Omega$ is usually a good choice. Each $R_{\text {GATE }}$ should be physically located directly adjacent to the MOSFET gate lead to which it connects.

MIC2590B


Figure 12. Proper Connection of $\mathrm{C}_{\text {GATE }}$ and $\mathrm{R}_{\text {GATE }}$

## Package Information



48-Pin TQFP (TQ)

## MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA <br> TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.
© 2002 Micrel, Incorporated.

