

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







MIC3003



FOM Management IC with Internal Calibration

General Description

The MIC3003 is a fiber optic module controller which enables the implementation of sophisticated, hot-pluggable fiber optic transceivers with intelligent laser control and an internally calibrated Digital Diagnostic Monitoring Interface per SFF-8472. It essentially integrates all non-datapath functions of an SFP transceiver into a tiny (4mm x 4mm) MLF® package. It also works well as a microcontroller peripheral in transponders or 10Gbps transceivers.

A highly configurable automatic power control (APC) circuit controls laser bias. Bias and modulation are temperature compensated using dual DACs, an on-chip temperature sensor, and NVRAM look-up tables. A programmable internal feedback resistor provides a wide dynamic range for the APC. Controlled laser turn-on facilitates hot plugging.

An analog-to-digital converter converts the measured temperature, voltage, bias current, transmit power, and received power from analog to digital. An EEPOT provides front-end adjustment of RX power. Each parameter is compared against user-programmed warning and alarm thresholds. Analog comparators and DACs provide fast monitoring of received power and critical laser operating parameters. Data can be reported as either internally calibrated or externally calibrated.

An interrupt output, power-on hour meter, and data-ready bits add user friendliness beyond SFF-8472. The interrupt output and data-ready bits reduce overhead in the host system. The power-on hour meter logs operating hours using an internal real-time clock and stores the result in NVRAM.

In addition to the features listed above which are already implemented in the previous MIC300x controllers, the MIC3003 features an extended temperature range, options to mask alarms and warnings interrupt and TXFAULT, a reset signal source, and the ability to support up to four chips with the same address on the serial interface. It also supports eight-byte SMBus block writes.

Communication with the MIC3003 is via an industry standard 2-wire SMBus serial interface. Nonvolatile memory is provided for serial ID, configuration, and separate OEM and user scratchpad spaces.

Datasheets and support documentation can be found on Micrel's web site at: www.micrel.com.

Features

- · Extended temperature range
- Alarms and warnings interrupt and TXFAULT masks
- Capability to support up to four MIC3003 on one SMBus
- · APC or constant-current laser bias
- Turbo mode for APC loop start-up and shorter laser turn on time
- Supports multiple laser types and bias circuit topologies
- Integrated digital temperature sensor
- Temperature compensation of modulation, bias, bias fault and alarm thresholds via NVRAM look-up tables
- NVRAM to support GBIC/SFP serial ID function
- · User writable EEPROM scratchpad
- Reset signal compatible with some new systems requirements
- Diagnostic monitoring interface per SFF-8472
 - Monitors and reports critical parameters: temperature, bias current, TX and RX optical power, and supply voltage
 - S/W control and monitoring of TXFAULT, RXLOS, RATESELECT, and TXDISABLE
 - Internal or external calibration
 - EEPOT for adjusting RX power measurement
- · Power-on hour meter
- · Interrupt capability
- Extensive test and calibration features
- · 2-wire SMBus-compatible serial interface
- SFP/SFP+ MSA and SFF-8472 compliant
- 3.0V to 3.6V power supply range
- 5V-tolerant I/O
- Available in (4mm x 4mm) 24-pin MLF[®] package

Applications


- · SFP/SFP+ optical transceivers
- SONET/SDH transceivers and transponders
- · Fibre Channel transceivers
- 10Gbps transceivers
- · Free space optical communications
- · Proprietary optical links

MLF and MicroLeadFrame are registered trademarks of Amkor Technology, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

MIC3003 Micrel, Inc.

Typical Application



Ordering Information

Part Number	Package Type	Junction Temp. Range	Package Marking	Lead Finish
MIC3003GML	24-pin MLF [®]	–45°C to +105°C	3003 with Pb-Free bar-line indicator	Pb-Free NiPdAu
MIC3003GMLTR ⁽¹⁾	24-pin MLF [®]	–45°C to +105°C	3003 with Pb-Free bar-line indicator	Pb-Free NiPdAu

Note:

1. Tape and Reel.

Contents

Pin Configuration	8
Pin Description	8
Absolute Maximum Ratings	
Operating Ratings	10
Electrical Characteristics	
Serial Interface Timing Diagram	
Serial Interface Address Maps	
Block Diagram	18
Analog-to-Digital Converter/Signal Monitoring	18
Alarms and Warnings Interrupt Source Masking	
Alarms and Warnings as TXFAULT Source	21
Latching of Alarms and Warnings	21
SMBus Multipart Support	21
QGOP Pin Function	21
Calibration Modes	22
A/ External Calibration	22
Voltage	22
Temperature	22
Bias Current	22
TX Power	22
RX Power	23
B/ Internal Calibration	23
Computing Internal Calibration Results	23
C/ Reading the ADC Result Registers	25
RXPOT	25
Laser Diode Bias Control	25
Laser Modulation Control	26
Power On and Laser Start-Up	27
Fault Comparators	28
SHDN and TXFIN	29
Temperature Measurement	30
Diode Faults	30
Temperature Compensation	30
Alarms and Warning Flags	32
Control and Status I/O	32
System Timing	34
Warm Resets	
Power-On Hour Meter	36
Test and Calibration Features	37
Serial Port Operation	38
Block Writes	38
Acknowledge Polling	39
Write Protection and Data Security	39
OEM Password	39
OEM Mode and User Mode	39
Detailed Register Descriptions	40

Alarm Threshold Registers	40
Temperature High Alarm Threshold	40
Temperature Low Alarm Threshold	40
Voltage High Alarm Threshold	40
D[7] read/write	40
D[6] read/write	40
Voltage Low Alarm Threshold	41
Bias Current High Alarm Threshold	41
Bias Current Low Alarm Threshold	41
TX Optical Power High Alarm Threshold	41
TX Optical Power Low Alarm Threshold	42
RX Optical Power High Alarm Threshold	42
RX Optical Power Low Alarm Threshold	42
Warning Threshold Registers	43
Temperature High Warning Threshold	43
Temperature Low Warning Threshold	
Voltage High Warning Threshold	
Voltage Low Warning Threshold	43
Bias Current High Warning Threshold	
Bias Current Low Warning Threshold	
TX Optical Power High Warning	
TX Optical Power Low Warning	
RX Optical Power High Warning Threshold	
RX Optical Power Low Warning Threshold	
Checksum (CHKSUM) Checksum of bytes 0 - 94 at serial address A2h	
ADC Result Registers	
Temperature Result	
Voltage	46
Laser Diode Bias Current	47
Transmitted Optical Power	47
Received Optical Power	
Control and Status (CNTRL)	
Application Select Control Mode (ASCM)	49
Alarm Flags	
Alarm Status Register 0 (ALARM0)	
Alarm Status Register 1 (ALARM1)	
Warning Flags	
Warning Status Register 0 (WARN0)	
Warning Status Register 1 (WARN1)	
Extended Control and Status (ECNTRL)	
OEM Password Entry (OEMPW)	
Power-On Hours (POHh and POHI)	
Data Ready Flags (DATARDY)	
User Control Register (USRCTL)	
RESETOUT	
OEM Configuration Register 0 (OEMCFG0)	
OEM Configuration Register 1 (OEMCFG1)	
OEM Configuration Register 2 (OEMCFG2)	

APC Setpoint 0, 1, and 2 (APCSET0, APC	SET1, APCSET2) Automatic Power Control Setpoint	59
Modulation Setpoint 0, 1, and 2 (MODSET	0, MODSET1, and MODSET2) Nominal V _{MOD} Setpoint	59
I _{BIAS} Fault Threshold (IBFLT) Bias Current	Fault Threshold	60
Transmit Power Fault Threshold (TXFLT).		60
Loss-Of-Signal Threshold (LOSFLT)		60
Fault Suppression Timer (FLTTMR) Fault	Suppression Interval in Increments of 0.5 ms	61
Fault Mask (FLTMSK)		61
OEM Password Setting (OEMPWSET)		62
OEM Calibration 0 (OEMCAL0)		62
OEM Calibration 1 (OEMCAL1)		64
LUT Index (LUTINDX)		65
OEM Configuration 3 (OEMCFG3)		66
BIAS DAC Setting (APCDAC) Current VBI	AS Setting	66
Modulation DAC Setting (MODDAC) Curre	ent VMOD Setting	67
OEM Readback Register (OEMRD)		67
Signal Detect Threshold (LOSFLTn)		68
RX EEPOT Tap Selection (RXPOT)		68
OEM Configuration 4 (OEMCFG4)		69
OEM Configuration 5 (OEMCFG5)		70
OEM Configuration 6 (OEMCFG6)		71
Power-On Hour Meter Data (POHDATA)		72
OEM Scratchpad Registers (SCRATCHn)		72
RX Power Coefficient Look-up Table (RXL	UTn)	73
Calibration Constants (CALCOEFn)		73
Manufacturer ID Register (MFG_ID) Identi	fies Micrel as the manufacturer of the device. Always returns 2Ah	74
Device ID Register (DEV_ID)		74
Package Information		75


List of Figures

Figure 1.	MIC3003 Block Diagram	18
Figure 2.	Analog-to-Digital Converter Block Diagram	18
Figure 3.	Internal Calibration RX Power Linear Approximation	25
Figure 4.	RXPOT Block Diagram	25
Figure 5.	MIC3003 APC and Modulation Control Block Diagram	26
Figure 6.	Programmable Feedback Resistor	26
Figure 7.	Transmitter Configurations Supported by MIC3003	26
Figure 8.	VMOD Configured as Voltage Output with Gain	27
Figure 9.	MIC3003 Power-ON Timing	28
Figure 10.	Fault Comparator Logic	28
Figure 11.	Saturation Detector	29
Figure 12.	RXLOS Comparator Logic	29
Figure 13.	Control and Status I/O Logic	33
Figure 14.	Transmitter ON-OFF Timing	34
Figure 15.	Initialization Timing with TXDISABLE Asserted	34
Figure 16.	Initialization Timing with TXDISABLE Not Asserted	34
Figure 17.	Loss-of-Signal (LOS) Timing	35
Figure 18.	Transmit Fault Timing	35
Figure 19.	Successfully Clearing a Fault Condition	36
Figure 20.	Unsuccessful Attempt to Clear a Fault	36
Figure 21.	Write Byte Protocol	38
Figure 22.	Read Byte Protocol	38
Figure 23.	Read_Word Protocol	38
Figure 24.	Eightr-Byte Block Write Protocol	39

List of Tables

Table 1.	MIC3003 Serial Interface Address Map, Device Address = A0 _h	15
Table 2.	MIC3003 Serial Interface Address Map, Device Address = A2 _h	15
Table 3.	MIC3003 Serial Interface Address Map (Temperature Compensation Tables), Device Address = A4 _h	16
Table 4.	MIC3003 Serial Interface Address Map (OEM Configuration Registers), Device Address = A6 _h	17
Table 5.	A/D Input Signal Ranges and Resolutions	19
Table 6.	V _{AUX} Input Signal Ranges and Resolutions	19
Table 7.	Alarms Interrupt Sources Masking Bits	20
Table 8.	Warnings Interrupt Sources Masking Bits	20
Table 9.	RESETOUT Clear Delay	21
Table 10.	LSB Values of Offset Coefficients	23
Table 11.	Internal Calibration Coefficient Memory Map – Part I	24
Table 12.	Internal Calibration Coefficient Memory Map – Part II	24
Table 13.	Shutdown State of SHDN vs. Configuration Bits	27
Table 14.	Shutdown State of V _{BIAS} vs. Configuration Bits	27
Table 15.	Shutdown State of V _{MOD} vs. Configuration Bits	27
Table 16.	Temperature Compensation Look-up Tables	30
Table 17.	APC Temperature Compensation Look-Up Table	31
Table 18.	I _{MOD} Temperature Compensation Look-Up Table	31
Table 19.	I _{BIAS} Comparator Temperature Compensation Look-Up Table	
Table 20.	BIAS Current High Alarm Temperature Compensation Table	31
Table 21.	MIC3003 Alarm and Warning Events	33
Table 22.	Test and Diagnostic Features	37

Pin Configuration



24-Pin MLF® (MLF-24)

Pin Description

Pin Number	Pin Name	Pin Function
1	FB	Analog Input. Feedback voltage for the APC loop op-amp. Polarity and scale are programmable via the APC configuration bits I OEMCFG1. Connect to V _{BIAS} if APC is not used.
2	VMPD	Analog Input. Multiplexed A/D converter input for monitoring transmitted optical power via a monitor photodiode. In most applications, VMPD will be connected directly to FB. The input range is $0 - V_{REF}$ or $0 - V_{REF}/4$ depending upon the setting of the APC configuration bits
3	GNDA	Ground return for analog functions.
4	VDDA	Power supply input for analog functions.
5	VILD-	Analog Input. Reference terminal for the multiplexed pseudo-differential A/D converter inputs for monitoring laser bias current via a sense resistor (VILD+ is the sensing input). Tie to V_{DD} or GND to reference the voltage sensed on VILD+ to V_{DD} or GND, respectively.
6	VILD+	Analog Input. Multiplexed A/D input for monitoring laser bias current via a sense resistor (signal input); accommodates inputs referenced to V_{DD} or GND (see pin 5 description).
7	SHDN/TXFIN	Digital output/Input; programmable polarity. When used as shutdown output (SHDN), OEMCFG3 bit 2 set to 0, SHDN is asserted at the detection of a fault condition if OEMCFG4 bit 7 is set to 0. If OEMCFG4 bit 7 is set to 1, a fault condition will not assert SHDN. When programmed as TXFIN, it is an input for external fault signals to be ORed with the internal fault sources to drive TXFAULT.
8	VRX	Analog Input. Multiplexed A/D converter input for monitoring received optical power. The input range is 0 to V_{REF} . A 5-bit programmable EEPOT on this pin provides coarse calibration and ranging of the RX power measurement.
9	RS1	Digital Input; Transmitter Rate Select Input; ORed with soft rate select bit SRS1 to determine the state of the TRSOUT pin. The state of this pin is always reflected in the RS1S bit.
10	TXFAULT	Digital Output; Open-Drain, with programmable polarity. If OEMCFG5 bit 4 is set to 0, a high level indicates a hardware fault impeding transmitter operation. If OEMCFG5 bit 4 is set to 1, a low level indicates a hardware fault impeding transmitter operation. The state of this pin is always reflected in the TXFLT bit.

Pin Number	Pin Name	Pin Function
11	TXDISABLE	Digital input; Active high. The transmitter is disabled when this input is high or the STXDIS bit is set to 1. The state of this input is always reflected in the TXDIS bit.
12	DATA	Digital I/O, open-drain, bi-directional serial data input/output.
13	CLK	Digital input. Serial clock input.
14	VIN/INT	If bit 4 (IE) in the USRCTL register is set to 0 (its default value), this pin is configured as an analog input. If IE bit is set to 1, this pin is configured as an open-drain output.
		Analog input: Multiplexed A/D input for monitoring supply voltage, with a 0V to 5.5V input range. Open-drain output: outputs the internally generated active-low interrupt signal /INT.
15	RS0	Digital input. Receiver Rate Select input. ORed with soft rate select bit SRS0 to determine the state of the RRSOUT pin. The state of this pin is always reflected in the RS0S bit.
16	GNDD	Ground return for digital functions.
17	QGPO	Open-drain output. Can be selected (via OEMCFG3 bit 7) to be an open-drain GPO or an active-low, open-drain, pulsed reset signal output controlled by the status of bits [0-2] of byte A2h: FFh.
18	VDDD	Power supply input for digital functions.
19	RXLOS/	Digital output. This programmable polarity, open-drain outputs has two purposes:
	TRSOUT	If OEMCFG6 bit 2 = 0, indicates the loss of the received signal as indicated by a level of received optical power below the programmed RXLOS comparator threshold; may be wire-ORed with external signals. Normal operation is indicated by a low level when OEMCFG6 bit 3 is set to 0 and a high level when OEMCFG6 bit 3 is set to 1. RXLOS is de-asserted when VRX > LOSFLTn. The LOS bit reflects the state of RXLOS whether driven by the MIC3003 or an external circuit.
		If OEMCFG6 bit 2 = 1, TRSOUT is selected. This signal represents the transmitter rate select as per the SFF specification. This output is controlled by the SRS1 bit ORed with the RS1 input.
20	RRSOUT/	Digital Output. Open-Drain or push-pull.
	GPO	If OEMCFG3 bit 4 is set to 0, RRSOUT is selected. It represents the receiver rate select as per SFF. This output is controlled by the SRS0 bit ORed with RS0 input and is open drain only.
		If OEMCFG3 bit 4 is set to 1, GPO is selected. General-purpose, non-volatile output, it is controlled by the GPO configuration bits in OEMCFG3.
21	COMP	Analog output. Compensation terminal for the APC loop. Connect a capacitor between this pin and GNDA or V _{DDA} with the appropriate value to tune the APC loop time constant to a desirable value.
22	VBIAS	Analog output. Buffered DAC output capable of sourcing or sinking up to 10mA under control of the APC function to drive an external transistor or the APCSET pin of a laser diode driver for laser diode DC bias. The output and feedback polarity are programmable to accommodate either an NPN or a PNP transistor to drive a common-anode or common-cathode laser diode.
23	VMOD-	Analog input. This pin is the inverting terminal of the VMOD buffer op-amp. Connect to VMOD (gain = 1) or a feedback resistor network to set a different gain value.
24	VMOD	Analog Output. Buffered DAC output to set the modulation current on the laser driver IC. Operates with either a 0– V_{REF} or a (V_{DD} – V_{REF}) – V_{DD} output swing so as to generate either a ground-referenced or a V_{DD} referenced programmed voltage. A simple external circuit can be used to generate a programmable current for those drivers that require a current rather than a voltage input.

Absolute Maximum Ratings(1)

-	
Power Supply Voltage, V _{DD}	+3.8V
Voltage on CLK, DATA, TXFAULT, VII	N, RXLOS,
TXDISABLE, RS0, RS1	0.3V to +6.0V
Voltage On Any Other Pin	0.3V to V _{DD} +0.3V
Power Dissipation, T _A = 85°C	1.5W
Junction Temperature (T _J)	150°C
Storage Temperature (T _S)	65°C to +150°C
Soldering (20 sec.)	260°C
ESD Ratings ⁽³⁾	
Human Body Model	2kV
Machine Model	

Operating Ratings⁽²⁾

Power Supply Voltage, V_{DDA}/V_{DDD}+3.0V to +3.6V Ambient Temperature Range (T_A)-40°C to +105°C Package Thermal Resistance $MLF^{@}\left(\theta_{JA}\right)$43°C/W

Electrical Characteristics

For typical values, $T_A = 25^{\circ}C$, $V_{DDA} = V_{DDD} = +3.3V$, unless otherwise noted. **Bold** values are guaranteed for $+3.0V \le (V_{DDA} = V_{DDD}) \le 3.6V$, $T_{(min)} \le T_A \le T_{(min)}$, (8)

Symbol	Parameter	Condition	Min	Тур	Max	Units
Power S	upply					
I _{DD}	Supply Current	CLK = DATA = $V_{DDD} = V_{DDA}$; TXDISABLE low; all DACs at full-scale; all A/D inputs at full-scale; all other pins open.		2.3	3.5	mA
		CLK = DATA = V_{DDD} = V_{DDA} ; TXDISABLE high; FLTDAC at full-scale; all A/D inputs at full-scale; all other pins open.		2.3	3.5	mA
V _{POR}	Power-on Reset Voltage	All registers reset to default values; A/D conversions initiated.		2.9	2.98	V
V _{UVLO}	Under-Voltage Lockout Threshold	Note 5	2.5	2.73		V
V _{HYST}	Power-on Reset Hysteresis Voltage			170		mV
t _{POR}	Power-on Reset Time	V _{DD} > V _{POR,} Note 4		50		μs
V _{REF}	Reference Voltage		1.210	1.225	1.240	V
$\Delta V_{REF}/$ ΔV_{DDA}	Voltage Reference Line Regulation			1.7		mV/V
Tempera	ature-to-Digital Converter Characte	eristics				
	Local Temperature Measurement Error	–40°C ≤ T _A ≤ +105°C, Note 6		±1	±3	°C
t _{CONV}	Conversion Time	Note 4			60	ms
t _{SAMPLE}	Sample Period				100	ms
Voltage-	to-Digital Converter Characteristic	s (V _{RX} , V _{AUX} , V _{BIAS} , V _{MPD} , V _{ILD} ±)				
	Voltage Measurement Error	–40°C ≤ T _A ≤ +105°C, Note 6		±1	±2.0	%fs
t _{CONV}	Conversion Time	Note 4			10	ms
t _{SAMPLE}	Sample Period	Note 4			100	ms

Notes

- 1. Exceeding the absolute maximum rating may damage the device.
- 2. The device is not guaranteed to function outside its operating rating.
- 3. Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5k in series with 100pF.
- 4. Guaranteed by design and/or testing of related parameters. Not 100% tested in production.
- 5. The MIC3003 will attempt to enter its shutdown state when V_{DD} falls below V_{UVLO}. This operation requires time to complete. If the supply voltage falls too rapidly, the operation may not be completed.
- 6. Does not include quantization error.

Voltage Input, V_{IN} (Pin 14 used as an ADC Input)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IN}	Input Voltage Range	$-0.3 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{V}$	GNDA		5.5	V
I _{LEAK}	Input Current	$V_{IN} = V_{DD}$ or GND; $V_{AUX} = V_{IN}$		55		μA
C _{IN}	Input Capacitance			10		pF

Digital-to-Voltage Converter Characteristics (V_{MOD} , V_{BIAS})

	Accuracy	-40°C ≤ T _A ≤ +105°C, Note 7	±1	2.0	%fs
t _{CONV}	Conversion Time	Note 8		20	ms
DNL	Differential Non-linearity Error	Note 8	±0.5	±1	LSB

Bias Current Sense Inputs, V_{ILD}+, V_{ILD}-

V _{ILD}	Differential Input Signal Range, V _{ILD} ⁺ – V _{ILD} ⁻		0		V _{REF} /4	mV
I _{IN+}	V _{ILD} ⁺ input current				±1	μA
I _{IN} _	V _{ILD} - input current	V _{ILD} ⁻ referred to V _{DDA}		+150		μΑ
	$ V_{ILD}^+ - V_{ILD}^- = 0.3V$	V _{ILD} ⁻ referred to GND		-150		μΑ
C _{IN}	Input Capacitance			10		pF

APC Op Amp, FB, V_{BIAS} , COMP

GBW	Gain Bandwidth Product	C _{COMP} = 20pF; Gain = 1		1		MHz
TC _{VOS}	Input Offset Voltage Temperature Coefficient ⁽⁴⁾			1		μV/°C
V _{OUT}	Output Voltage Swing	I _{OUT} = 10mA, SRCE bit = 1	GNDA		1.25	V
		I _{OUT} = -10mA, SRCE bit = 0	V _{DDA} -1.25		V_{DDA}	V
I _{SC}	Output Short-Circuit Current			55		mA
t _{SC}	Short Circuit Withstand Time	T _J ≤ 150°C, Note 8				sec
PSRR	Power Supply Rejection Ratio	C _{COMP} = 20pF; gain = 1, to GND		55		dB
		C_{COMP} = 20pF; gain = 1, to V_{DD}		40		
A _{MIN}	Minimum Stable Gain	C _{COMP} = 20pF, note 8			1	V/V
ΔV/Δt	Slew Rate	C _{COMP} = 20pF; gain = 1		3		V/µs
ΔRFB	Internal Feedback Resistor Tolerance			±20		%
ΔRFB/Δt	Internal Feedback Resistor Temperature Coefficient			25		ppm/C
I _{START}	Laser Start-up Current Magnitude	START = 01 _h		0.375		mA
		START = 02 _h		0.750		mA
		START = 04 _h		1.500		mA
		START = 08 _h		3.000		mA
C _{IN}	Pin Capacitance			10		pF

Notes:

- 7. Does not include quantization error.
- 8. Guaranteed by design and/or testing of related parameters. Not 100% tested in production.

Electrical Characteristics

Parameter Condition		Min	Тур	Max	Units
er Op-Amp, VMOD, V _{MOD} –					
Gain Bandwidth	C _{COMP} = 20pF; gain = 1		1		MHz
Input Offset Voltage Temperature Coefficient			1		μV/°C
V _{MOD} - Input Current			±0.1	±1	μA
Output Voltage Swing	I _{OUT} = ±1mA	GNDA+75		V _{DDA} -75	mV
Output Short-Circuit Current			35		mA
Short Circuit Withstand Time	T _J ≤ 150°C, Note 9				sec
Power Supply Rejection Ratio	C _{COMP} = 20pF; gain = 1, to GND		65		dB
	C _{COMP} = 20pF; gain = 1, to V _{DD}		44		dB
Minimum Stable Gain	C _{COMP} = 20pF			1	V/V
Slew Rate	C _{COMP} = 20pF; gain = 1		1		V/µs
Pin Capacitance			10		pF
	er Op-Amp, VMOD, V _{MOD} — Gain Bandwidth Input Offset Voltage Temperature Coefficient V _{MOD} — Input Current Output Voltage Swing Output Short-Circuit Current Short Circuit Withstand Time Power Supply Rejection Ratio Minimum Stable Gain Slew Rate	er Op-Amp, VMOD, V _{MOD} —Gain Bandwidth $C_{COMP} = 20pF$; gain = 1Input Offset Voltage Temperature Coefficient V_{MOD} —Input CurrentOutput Voltage Swing $I_{OUT} = \pm 1mA$ Output Short-Circuit Current $I_{OUT} = \pm 1mA$ Short Circuit Withstand Time $I_{J} \le 150^{\circ}C$, Note 9Power Supply Rejection Ratio $C_{COMP} = 20pF$; gain = 1, to GND $C_{COMP} = 20pF$; gain = 1, to V_{DD} Minimum Stable Gain $C_{COMP} = 20pF$ Slew Rate $C_{COMP} = 20pF$; gain = 1	er Op-Amp, VMOD, V _{MOD} —Gain Bandwidth $C_{COMP} = 20pF$; gain = 1Input Offset Voltage Temperature Coefficient V_{MOD} —Input CurrentOutput Voltage Swing $I_{OUT} = \pm 1 mA$ $I_{OUT} = \pm 1 mA$ Output Short-Circuit Current $I_{OUT} = \pm 1 mA$ $I_{OUT} = \pm 1 mA$ Short Circuit Withstand Time $I_{J} \le 150^{\circ}C$, Note 9Power Supply Rejection Ratio $I_{COMP} = 20pF$; gain = 1, to GND $I_{COMP} = 20pF$; gain = 1, to I_{DD} Minimum Stable Gain $I_{COMP} = 20pF$ Slew Rate $I_{COMP} = 20pF$ Slew Rate $I_{COMP} = 20pF$	er Op-Amp, VMOD, V _{MOD} —Gain Bandwidth $C_{COMP} = 20pF$; gain = 11Input Offset Voltage Temperature Coefficient1 V_{MOD} —Input Current ± 0.1 Output Voltage Swing $I_{OUT} = \pm 1 mA$ GNDA+75Output Short-Circuit Current35Short Circuit Withstand Time $T_{J} \le 150^{\circ}C$, Note 9Power Supply Rejection Ratio $C_{COMP} = 20pF$; gain = 1, to GND65 $C_{COMP} = 20pF$; gain = 1, to V_{DD} 44Minimum Stable Gain $C_{COMP} = 20pF$ 1Slew Rate $C_{COMP} = 20pF$; gain = 11	er Op-Amp, VMOD, V _{MOD} —Gain Bandwidth $C_{COMP} = 20pF$; gain = 11Input Offset Voltage Temperature Coefficient1 V_{MOD} —Input Current ± 0.1 ± 1 Output Voltage Swing $I_{OUT} = \pm 1$ mA $GNDA+75$ $V_{DDA}-75$ Output Short-Circuit Current 35 35 Short Circuit Withstand Time $T_{J} \le 150^{\circ}C$, Note 9 65 Power Supply Rejection Ratio $C_{COMP} = 20pF$; gain = 1, to GND 65 $C_{COMP} = 20pF$; gain = 1, to V_{DD} 44 Minimum Stable Gain $C_{COMP} = 20pF$ 1 Slew Rate $C_{COMP} = 20pF$; gain = 1 1

V _{IL}	Low Input Voltage				0.8	V
V _{IH}	High Input Voltage		2.0			V
V _{OL}	Low Output Voltage	I _{OL} ≤ 3mA			0.3	V
V _{OH}	High Output Voltage (applies to SHDN only)	I _{OH} ≤ 3mA			V _{DDD} =0.3	V
I _{LEAK}	Input Current				±1	μA
C _{IN}	Input Capacitance			10		pF

Transmit Optical Power Input, V_{MPD}

V _{IN}	Input Voltage Range	Note 9	GNDA		V_{DDA}	V
V _{RX}	Input Signal Range	BIASREF=0			V _{REF}	V
		BIASREF=1	V_{DDA} – V_{REF}		V_{DDA}	V
C _{IN}	Input Capacitance	Note 9		10		pF
I _{LEAK}	Input Current				±1	μA

Received Optical Power Input, VRX, RXPOT

	Input Voltage Range	Note 9	GNDA		V_{DDA}	V
V _{RX}	Valid Input Signal Range (ADC Input Range)		0		V _{REF}	V
R _{RXPOT(32)}	End-to-End Resistance	RXPOT = 1F _h		32		ΚΩ
ΔRXPOT	Resistor Tolerance			±20		%
ΔRΧΡΟΤ/ΔΤ	Resistor Temperature Coefficient			25		ppm/°C
$\Delta V_{RX} V_{RXPOT}$	Divider Ratio Accuracy	00 ≤ RXPOT ≤ 1F _h	-5		+5	%
I _{LEAK}	Input Current	RXPOT = 0 (disconnected)			±1	μA
C _{IN}	Input Capacitance	Note 9		10		pF
I _{LEAK}	Input Current				±1	μA

Note:

^{9.} Guaranteed by design and/or testing of related parameters. Not 100% tested in production.

Electrical Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
Control and	Status I/O Timing, TXFAULT, TXI	DISABLE, RS0, RRSOUT, and RXLOS				
tOFF	TXDISABLE Assert Time	From input asserted to optical output at 10% of nominal, C _{COMP} = 10nF.			10	μs
ton	TXDISABLE De-assert Time	From input de-asserted to optical output at 90% of nominal, C _{COMP} = 10nF.			1	ms
^t INIT	Initialization Time	From power on or transmitter enabled to optical output at 90% of nominal and TX_FAULT de-asserted. Note 10			300	ms
t _{INIT2}	Power-on Initialization Time	From power on to APC loop-enabled.			200	ms
^t FAULT	TXFAULT Assert Time	From fault condition to TXFAULT assertion. Note 10			95	μs
^t RESET	Fault Reset Time	Length of time TXDISABLE must be asserted to reset fault condition.	10			μs
tLOSS_ON	RXLOS Assert Time	From loss of signal to RXLOS asserted.			95	μs
tLOSS_OFF	RXLOS De-assert Time	From signal acquisition to LOS de-asserted.			100	μs
^t DATA	Analog Parameter Data Ready	From power on to valid analog parameter data available. Note 10			400	ms
^t PROP_IN	TXFAULT, TXDISABLE, RXLOS, RS0, RS1 Input Propagation Time	Time from input change to corresponding internal register bit set or cleared. Note 10	or		1	μs
^t PROP_OUT	TXFAULT, TRSOUT, TRRSOUT, /INT, QGPO Output Propagation Time	From an internal register bit set or cleared to corresponding output change. Note 10			1	μs
Fault Compa	arators					
□FLTTMR	Fault Suppression Timer Clock Period	Note 10	0.475	0.5	0.525	ms
	Accuracy		-3		+3	%/fs
^t REJECT	Glitch Rejection	Maximum length pulse that will not cause output to change state. Note 10	4.5			μs
V_{SAT}	Saturation Detection Threshold	High level		95		%VDDA
		Low level		5		%VDDA
Power-On H	lour Meter					
	Timebase Accuracy	0°C ≤ T _A ≤ +70°, Note 10	+5		-5	%
		-40°C ≤ T _A ≤ +105°C	+10		-10	%
	Resolution	Note 10		10		hours
Non-Volatile	e (FLASH) Memory					
t _{WR}	Write Cycle Time, Note 11	Measured from the SMBus STOP condition of a one-byte to eight-byte write transaction. Note 10			13	ms
	NVRAM Data Retention		100			years
Endurance	Maximum permitted number of write cycles to any single NVRAM location		10,000			cycles

Notes:

^{10.} Guaranteed by design and/or testing of related parameters. Not 100% tested in production.

^{11.} The MIC3003 will not respond to serial bus transactions during an EEPROM write cycle. The host will receive a NACK response during t_{WR} .

Serial Data I/O Pin, Data

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OL}	Low Output Voltage	I _{OL} = 3mA			0.4	V
		I _{OL} = 6mA			0.6	V
V _{IL}	Low Input Voltage				0.8	V
V _{IH}	High Input Voltage		2.1			V
I _{LEAK}	Input Current				±1	μA
C _{IN}	Input Capacitance	Note 12		10		pF

Serial Clock Input, CLK

V _{IL}	Low Input Voltage	$2.7V \le V_{DD} \le 3.6V$			8.0	V
V _{IH}	High Input Voltage	$2.7V \le V_{DD} \le 3.6V$	2.1			V
I _{LEAK}	Input Current				±1	μA
C _{IN}	Input Capacitance	Note 12		10		pF

Serial Interface Timing⁽⁴⁾


t ₁	CLK (clock) Period		2.5		μs
t ₂	Data In Setup Time to CLK High		100		ns
t ₃	Data Out Stable After CLK Low		300		ns
t ₄	Data Low Setup Time to CLK Low	Start Condition	100		ns
t ₅	Data High Hold Time After CLK High	Stop Condition	100		ns
t _{DATA}	Data Ready Time	From power on to completion of one set of ADC conversions; analog data available via serial interface.		400	ms

QGPO Reset Pulse Timing

t ₁	QGPO reset pulse low duration	OEMCFG3 bit 7 = 1 A2h:255 (FFh) [2-0] switch to 111	112.5	125	137.5	μs
t ₂	QGPO reset de-assertion to the clearing of A2:FFh bits 2:0	OEMCFG3 bit 7 = 1 A2h:255 (FFh) [2-0] ≠ 111	20.25	22.5	24.75	ms

Note:

Serial Interface Timing Diagram



Serial Interface Timing

^{12.} Guaranteed by design and/or testing of related parameters. Not 100% tested in production.

Serial Interface Address Maps

Address (Decimal)	Field Size (Bytes)	Name	Description
0 –95	96	Serial ID defined by SFP MSA	General-purpose NVRAM; R/W under valid OEM password.
96 – 127	32	Vendor Specific	Vendor specific EEPROM
128 – 255	128	Reserved	Reserved for future use. General-purpose NVRAM; R/W under valid OEM password.

Table 1. MIC3003 Serial Interface Address Map, Device Address = A0h

Address(s)		Field Size		
Hex	Dec	(Bytes)	Name	Description
00-27	0-39	40	Alarm and Warning Thresholds	High/low limits for warnings and alarms; writeable using the OEM password; read-only otherwise.
28-37	40-55	16	Reserved	Reserved – do not write; reads undefined.
38-5B	56-91	36	Calibration Constants	Numerical constants for external calibration; writeable using the OEM password; read-only otherwise.
5C-5E	92-94	3	Reserved	Reserved – do not write; reads undefined.
5F	95	1	Checksum	General-purpose NVRAM; writeable using the OEM password; read-only otherwise.
60-69	96-105	10	Analog Data	Real time analog parameter data.
6A-6D	106-109	4	Reserved	Reserved – do not write; reads undefined.
6E	110	1	Control/Status Register	Control and status bits.
6F	111	1	Rate Select Control	Bits [7-6] control the use of the RS0 and RS1 inputs and the SRS0 and SRS1 register bits.
70-71	112-113	2	Alarm Flags	Alarm status bits; read-only.
72-73	114-115	2	Reserved	Reserved – do not write; reads undefined.
74-75	116-117	2	Warning Flags	Warning status bits; read-only.
76	118	1	Extended Control/Status Register	Additional control and status bits.
77	119	1	Reserved	Reserved – do not write; reads undefined.
78-7E	120-126	7	OEMPW OEM password entry field. The four-byte OEM pale location can be selected to be 78h-7Bh (120-123) OEMCFG5 bit 2 to 0 (default) or 7Bh-7Eh (123-120) OEMCFG5 bit 2 to a one.	
7F	127	1	Vendor-specific	Vendor specific. Reserved – do not write; reads undefined.
80-F7	128-247	120	User Scratchpad	User-writeable EEPROM. General-purpose NVRAM.
F8-F9	248-249	2	Alarms Masks	Bit = 0: Corresponding alarm not masked.
				Bit = 1: Corresponding alarm masked.
FA-FB	250-251	2	Warnings Masks	Bit = 0: Corresponding warning not masked.
				Bit = 1: Corresponding warning masked.
FC-FD	252-253	2	Reserved	Reserved – do not write; reads undefined.
FE	254	1	USRCTL	End-user control and status bits.
FF	255	1	RESETOUT	Bits [2:0] of this register control the QGPO reset output (pin 17) If OEMCFG3 bit 7 is set to 1.

Table 2. MIC3003 Serial Interface Address Map, Device Address = A2

Add	ress(s)	Field Size		
Hex	Dec	(Bytes)	Name	Description
00-3F	0-63	64	BIASLUT1	First 64 entries of the bias current temperature compensation LUT (Look-up Table) The additional 12 entries are located in A6: 58h – 63h.
40-7F	64-127	64	MODLUT1	First 64 entries of the modulation current temperature compensation LUT. The additional 12 entries are located in A6:.64h – 6Fh.
80-BF	128-191	64	IFTLUT1	First 64 entries of the bias current fault threshold temperature compensation LUT. The additional 12 entries are located in A6: 70h - 7Bh.
C0-FF	192-255	64	HATLUT1	First 64 entries of the bias current high alarm threshold temperature compensation LUT. The additional 12 entries are located in A6: 7C-87h.

Table 3. MIC3003 Serial Interface Address Map (Temperature Compensation Tables), Device Address = A4_h

Address(s)		Field Size		
Hex	Dec	(Bytes)	Name	Description
00	0	1	OEMCFG0	OEM configuration register 0
01	1	1	OEMCFG1	OEM configuration register 1
02	2	1	OEMCFG2	OEM configuration register 2
03	3	1	APCSET0	APC setpoint register 0
04	4	1	APCSET1	APC setpoint register 1
05	5	1	APCSET2	APC setpoint register 2
06	6	1	MODSET0	Modulation setpoint register 0
07	7	1	IBFLT	Bias current fault-comparator threshold. This register is temperature compensated.
08	8	1	TXPFLT	TX power fault threshold
09	9	1	LOSFLT	RX LOS fault-comparator threshold
0A	10	1	FLTTMR	Fault comparator timer setting
0B	11	1	FLTMSK	Fault source mask bits
0C-0F	12-15	4	OEMPWSET	Password for access to OEM areas
10	16	1	OEMCAL0	OEM calibration register 0
11	17	1	OEMCAL1	OEM calibration register 1
12	18	1	LUTINDX	Look-up table index read-back
13	19	1	OEMCFG3	OEM configuration register 3
14	20	1	APCDAC	Reads back current APC DAC value (setpoint+offset)
15	21	1	MODDAC	Reads back current modulation DAC value (setpoint+offset)
16	22	1	OEMREAD	Reads back OEM calibration data
17	23	1	LOSFLTn	LOS deassert threshold
18	24	1	RXPOT	RXPOT tap selection
19	25	1	OEMCFG4	OEM configuration register 4
1A	26	1	OEMCFG5	OEM configuration register 5
1B	27	1	OEMCFG6	OEM configuration register 6
1C-1D	28-29	2	SCRATCH	Reserved – do not write; reads undefined.
1E	30	1	MODSET 1	Modulation setpoint register 1

Address(s)		Field Size		
HEX	DEC	(Bytes)	Name	Description
1F	31	1	MODSET 2	Modulation setpoint register 2
20-27	32-39	8	POHDATA	Power-on hour meter scratchpad
28-47	40-71	32	RXLUT	RX power internal calibration coefficient table. Eight sets of slope and offset coefficients provide a piecewise-linear transfom for the receive power ADC result.
48-57	72-87	16	CALCOEF	Slope and offset coefficients used for temperature, voltage, bias current, and transmit power internal calibration
58-63	88-99	12	IFTLUT2	Additional 12 entries of the bias current fault threshold temperature compensation LUT.
64-6F	100-111	12	BIASLUT2	Additional 12 entries of the bias current temperature compensation LUT.
70-7B	112-123	12	MODLUT2	Additional 12 entries of the modulation current temperature compensation LUT.
7C-87	124-135	12	HATLUT2	Additional 12 entries of the bias current high alarm threshold temperature compensation LUT.
88-CF	136-207	72	SCRATCH	OEM scratchpad area
D0-DD	208-221	14	RXLUTSEG/ SCRATCH	Receive power calibration segment delimiters. Each of the eight segments can have its own slope and offset coefficient. Used to refine the shape of the piecewise-linear function used for receive power in internal calibration mode.
				These bytes may also be part of the OEM scratch pad if the hard coded delimiters option is selected, see the description of OEMCFG6
DE-FA	222-250	29	SCRATCH	OEM scratchpad area
FB-FC	251-252	2	POH	Power on hour meter result; read-only
FD	253	1	Data Ready Flags	Data ready bits for each measured parameter; read-only
FE	254	1	MFG_ID	Manufacturer identification (Micrel's manufacturer ID is 42, 2Ah)
FF	255	1	DEV_ID	Device ID and die revision

Table 4. MIC3003 Serial Interface Address Map (OEM Configuration Registers), Device Address = A6_h

MIC3003 Micrel, Inc.

Block Diagram




Figure 1. MIC3003 Block Diagram

Analog-to-Digital Converter/Signal **Monitoring**

A block diagram of the monitoring circuit is shown below. Each of the five analog parameters monitored by the MIC3003 is sampled in sequence. All five parameters are sampled and the results updated within the t_{CONV} duration given in the "Electrical Characteristics" section. In OEM mode, the channel that is normally used to measure V_{IN} may be assigned to measure the level of the V_{DDA} pin or one of five other nodes. This provides a kind of analog loopback for debug and test purposes. The V_{AUX} bits in OEMCFG0 control which voltage source is being sampled. The various V_{AUX} channels are level-shifted differently depending on the signal source, resulting in different LSB values and signal ranges. See Table 5.




Figure 2. Analog-to-Digital Converter Block Diagram

Channel	ADC Resolution (bits)	Conditions	Input Range (V)	LSB ⁽¹⁾
TEMP	8 or 9		N/A	1°C or 0.5°C
VAUX	8		See Table 6	
VMPD	8	GAIN = 0; BIASREF = 0	GNDA - V _{REF}	4.77mV
		GAIN = 0; BIASREF = 1	$V_{DDA} - (V_{DDA} - V_{REF})$	
		GAIN = 1; BIASREF = 0	GNDA - V _{REF} /4	1.17mV
		GAIN = 1; BIASREF = 1	$V_{DDA} - (V_{DDA} - V_{REF}/4)$	
VILD	8	VILD- = VDDA	$V_{DDA} - (V_{DDA} - V_{REF})$	4.77mV
		VILD- = GNDA	GNDA - V _{REF}	
VRX	12	RXPOT = 00	0 - V _{REF}	0.298mV

Table 5. A/D Input Signal Ranges and Resolutions

Note:

1. Assumes typical VREF value of 1.22V.

Channel	VAUX [2:0]	Input Range (V)	LSB ⁽¹⁾ (mV)
V _{IN}	$000 = 00_h$	0.5V to 5.5V	25.6mV
V_{DDA}	001 = 01 _h	0.5V to 5.5V	25.6mV
V _{BIAS}	010 = 02 _h	0.5V to 5.5V	25.6mV
V _{MOD}	011 = 03 _h	0.5V to 5.5V	25.6mV
APCDAC	100 = 04 _h	0V to V _{REF}	4.77mV
MODDAC	101 = 05 _h	0V to V _{REF}	4.77mV
FLTDAC	110 = 06 _h	0V to V _{REF}	4.77mV

Table 6. V_{AUX} Input Signal Ranges and Resolutions

Note:

1. Assumes typical V_{REF} value of 1.22V.

Alarms and Warnings Interrupt Source Masking

Alarm and warning violations set the flags in the Alarm and Warning Status Registers, and also assert the interrupt output if they are not masked. If an alarm or warning is masked, it will not set the interrupt. Table 8 shows the locations of the masking bits. The warning or alarm is masked if the corresponding bit is set to 1.

Serial Add	dress A2h		
Byte	Bit	Default Value	Description
	7	0	Masking bit for Temperature High Alarm interrupt source
	6	0	Masking bit for Temperature Low Alarm interrupt source
	5	0	Masking bit for Voltage High Alarm interrupt source
248	4	0	Masking bit for Voltage Low Alarm interrupt source
	3	0	Masking bit for Bias High Alarm interrupt source
	2	0	Masking bit for Bias Low Alarm interrupt source
	1	0	Masking bit for TX Power High Alarm interrupt source
	0	0	Masking bit for TX Power Low Alarm interrupt source
	7	0	Masking bit for RX Power High Alarm interrupt source
249	6	1	Masking bit for RX Power Low Alarm interrupt source
	[5-0]	Reserved	

Table 7. Alarms Interrupt Sources Masking Bits

Serial Add	dress A2h		
Byte	Bit	Default Value	Description
	7	0	Masking bit for Temperature High Warning interrupt source
250	6	0	Masking bit for Temperature Low Warning interrupt source
250	5	0	Masking bit for Voltage High Warning interrupt source
	4	0	Masking bit for Voltage Low Warning interrupt source
	3	0	Masking bit for Bias High Warning interrupt source
	2	0	Masking bit for Bias Low Warning interrupt source
	1	0	Masking bit for TX Power High Warning interrupt source
	0	0	Masking bit for TX Power Low Warning interrupt source
	7	0	Masking bit for RX Power High Warning interrupt source
	6	1	Masking bit for RX Power Low Warning interrupt source
251	[5-0]	Reserved	

Table 8. Warnings Interrupt Sources Masking Bits

Alarms and Warnings as TXFAULT Source

Alarms and warnings are not sources for TXFAULT with the default setting. To set alarms as a TXFAULT source set OEMCFG4 bit 6 to 1. To set warnings as a TXFAULT, source set OEMCFG4 bit 7 to 1. The alarms and warnings TXFAULT sources can be masked individually in the same way shown in Tables 7 and 8.

Latching of Alarms and Warnings

Alarms and warnings are latched by default, i.e., once asserted the flags remain ON until the register is read or TXDSABLE is toggled. If OEMCFG4 bit 5 is set to 1, the warnings are not latched and will be set and reset with the warning condition. Reading the register or toggling TXDISABLE will clear the flag. If OEMCFG4 bit 4 is set to 1, the alarms are not latched and will be set and reset with the alarm condition. Reading the register or toggling TXDISABLE will clear the flag.

SMBus Multipart Support

If more than one MIC3003 device shares the same serial interface and multipart mode is selected on them (OEMCFG5 bit 3 = 1), then pin 7 and pin 20 become SMBus address bits 3 and 4 respectively. Therefore, the parts should have a different setting on those pins to create four address combinations based upon the state of pin 7 and pin 20 state, (00, 01, 10, 11) where 0 is a pull down to GND and 1 is a pull up to VCC. The parts come from the factory with the same address (A0) and multipart mode off (OEMCFG5 bit 3 is 0). After power up, write 1 to OEMCFG5 bit 3 to turn ON multipart mode, which is done to all parts at the same time since they all respond to serial address A0 at this point. With multipart mode on, the parts have now different addresses based on the states of pins 7 and 20. Another option is to access each part individually, set their single mode address in OEMCFG2 bits [4-7] to different values and then turn off multipart mode to return to normal mode where the parts have new different addresses.

QGOP Pin Function

QGOP can be used in GOP mode as a general purpose output by setting OEMCFG3 bit 7 to 0, or as in RESET mode as a reset signal output by setting OEMCFG3 bit 7 to 1.

If RESET mode is selected, the reset signal state is controlled by RSETOUT (A2:FFh bits [2-0]). By default, these three bits are 000, and the QGPO output is undriven (state: High). When the three bits are written to 111, QGPO's open-drain output will be driven low for 125 µs (typical), after which QGPO reenters the undriven state. The RESETOUT field is cleared from 111 to 000 22.5 ms (typical) after the de-assertion edge of QGPO. Other values of this delay may be selected by setting TRSTCLR (OEMCFG2 bits [2-0]) to different values as shown on table.

If Reset mode in OEMCFG3 is not selected, these three bits have no function.

TRSTCLR [2-0]	Delay from QGPO Switching high to RESETOUT clear
000	Zero delay
001	17.5 ms typical
010	22.5 ms typical (default)
011	27 ms typical
100	45 ms typical

Table 9. RESETOUT Clear Delay

Calibration Modes

The default mode of calibration in the MIC3003 is external calibration, for which the INTCAL bit (bit 0 in OEMCFG3 register) is set to 0. The internal calibration mode is selected by setting INTCAL to 1.

A/ External Calibration

The voltage and temperature values returned by the MIC3003's A/D converter are internally calibrated. The binary values of TEMPh:TEMPl and VOLTh:VOLTI are in the format called for by SFF-8472 under Internal Calibration.

SFF-8472 calls for a set of calibration constants to be stored by the transceiver OEM at specific non-volatile memory locations; refer to the SFF-8472 specifications for the memory map of the calibration coefficients. The MIC3003 provides the non-volatile memory required for the storage of these constants. The Digital Diagnostic Monitoring Interface specification should be consulted for full details. Slopes and offsets are stored for use with voltage, temperature, bias current, and transmitted power measurements. Coefficients for a fourth-order polynomial are provided for use with received power measurements. The host system can retrieve these constants and use them to process the measured data.

Voltage

The voltage values returned by the MIC3003's A/D converter are internally calibrated. The binary values of VOLTh:VOLTI are in the format called for by SFF-8472 under Internal Calibration. Since VINh:VINI requires no processing, the corresponding slope should be set to one and the offset to zero.

Temperature

The temperature values returned by the MIC3003's A/D converter are internally calibrated. The binary values of TEMPh:TEMPI are in the format called for by SFF-8472 under Internal Calibration.

The temperature value may be offset by storing a value in A6:74(4Ah). The temperature offset is a six-bit signed quantity with .5 degrees C resolution.

The temperature offset coefficient at A6:74(4Ah) is used in the same way in both internal and external calibration modes.

Bias Current

Bias current is sensed via an external sense resistor as a voltage appearing between VILD+ and VILD-. The value returned by the A/D is therefore a voltage analogous to bias current. Bias current, IBIAS, is simply $V_{\text{VILD}}/R_{\text{SENSE}}$. The binary value in IBIASh (IBIASI is always zero) is related to bias current by:

$$I_{BIAS} = \frac{(0.300V)\left(\frac{IBIASh}{255}\right)}{R_{SENSE}}$$
 (1)

The value of the least significant bit (LSB) of IBIASh is given by:

(2)

$$LSB(IBIASh) = \frac{0.300V}{255 \times R_{SENSE}} Amps = \frac{300mV}{255 \times R_{SENSE}} mA \quad \frac{1176.9}{R_{SENSE}} \quad \mu A$$

Per SFF-8472, the value of the bias current LSB is 2μA. The necessary conversion factor, "slope", is therefore:

Slope =
$$\frac{1176.5 \mu A}{512 \mu A \times R_{SENSE}} = 2.298 \div R_{SENSE}$$

The tolerance of the sense resistor directly impacts the accuracy of the bias current measurement. It is recommended that the sense resistor chosen be 1% accurate or better. The offset correction, if needed, can be determined by shutting down the laser, i.e., asserting TXDISABLE, and measuring the bias current. Any non-zero result gives the offset required. The offset will be equal and opposite to the result of the "zero current" measurement.

TX Power

Transmit power is sensed via a resistor carrying the monitor photodiode current. In most applications, the signal at VMPD will be feedback voltage on FB. The VMPD voltage may be measured relative to GND or $V_{\rm DDA}$ depending on the setting of the BIASREF bit in OEMCFG1. The value returned by the A/D is therefore a voltage analogous to transmit power. The binary value in TXOPh (TXOPI is always zero) is related to transmit power by:

$$P_{TX}(mW) = \frac{K \times VREF\left(\frac{TXOPh}{255}\right)}{R_{SENSE}} = \frac{K \times (1220mV)\left(\frac{TXOPh}{255}\right)}{R_{SENSE}}$$
$$= \frac{K \times 4.7843 \times TXOPh}{R_{SENSE}}mW$$

For a given implementation, the value of R_{SENSE} is known. It is either the value of the external resistor or the selected internal value of RFB. The constant, K, will likely have to be determined through experimentation or closed-loop calibration, as it depends on the monitoring photodiode responsively and coupling efficiency.

It should be noted that the APC circuit acts to hold the transmitted power constant. The value of transmit power reported by the circuit should only vary by a small amount as long as the APC is functioning correctly.

November 2009 22 M9999-111209-C

RX Power

Received power is sensed as a voltage appearing at VRX. It is assumed that this voltage is generated by a sense resistor carrying the receiver photodiode current or by the RSSI circuit of the receiver. The value returned by the A/D is therefore a voltage analogous to received power. The binary values in RXOPh and RXOPI are related to receive power by:

For a given implementation, the constant, K, will likely have to be determined through experimentation or closed-loop calibration, as it depends upon the gain and efficiencies of the receiver. In SFF-8472 implementations, the external calibration constants can describe up to a fourth-order polynomial in case K is nonlinear.

B/Internal Calibration

If the INTCAL bit in OEMCFG3 is set to 1 (internal calibration selected), the MIC3003 will process each piece of data coming out of the A/D converter before storing the result in result register. Linear slope/offset correction will be applied on a per-channel basis to the measured values for voltage, bias current, TX power, and RX power. Only offset is applied to temperature.

The user must store the appropriate slope/offset coefficients in memory at the time of transceiver calibration. In the case of RX power, a look-up table is provided that implements eight-segment piecewiselinear correction. This correction may be performed as a compensation of the receiver non-linearity over temperature or receive power level. If static slope/offset correction for RX power is desired, the eight coefficient sets can simply be made the same. The user has the option to select between using preset hard-coded delimiters values or programmable delimiters where delimiters corresponding to the best linear approximation intervals of a specific receiver can be entered. The latter option will use an additional fourteen (14) bytes from the OEM scratch pad A6h:208-221(DOh-DDh). OEMCFG6 bits [6:5] are used to select between these options. The memory maps for the calibration coefficients are shown in Tables 11 and 12. If the programmable delimiters option is selected, the user must enter the seven delimiters of the intervals that best fit the receiver response. The diagram in Figure 3 shows the link between the delimiters and the sets of slopes and offsets.

Slopes Coefficients

The slopes allow for the correction of gain errors. Each slope coefficient is an unsigned, sixteen-bit, fixed-point binary number in the format:

[mmmmmmm.lllllll], (5)

where m is a data bit in the most-significant byte and I is a data bit in the least significant byte

Slopes are always positive. The decimal point is in between the two bytes, i.e., between bits 7 and 8. This provides a numerical range of 1/256 (0.00391) to 255.997 in steps of 1/256. The most significant byte is always stored in memory at the lower numerical address.

Offset coefficients

The offsets correct for constant errors in the measured data. Each offset, apart from temperature, is a signed, sixteen-bit, fixed-point binary number. The bit-weights of the offsets are the same as that of the final results. The sixteen-bit offsets provide a numerical range of –32768 to +32767 for voltage, bias current, transmit power, and receive power.

The numerical range for the six-bit temperature offset is -32 (-16 °C) to +31 (+15.5 °C) in increments of .5 °C. The two most significant bits of the temperature offset coefficient are ignored by the MIC3003.

Computing Internal Calibration Results

Calibration of voltage, bias current, and TX power are performed using the following calculation:

Calibration of RX power is performed using the following calculation:

where m represents one of the eight linearization intervals corresponding to the RX power level.

The results of these calculations are rounded to sixteen bits. If the seventeenth bit is a one, the result is rounded up to the next higher value. If the seventeenth bit is zero, the upper sixteen bits remain unchanged. The bitweights of the offsets are the same as that of the final results. For SFF-8472 compatible applications, these bitweights are given in Table 10.

Parameter	Magnitude of LSB
Voltage	100μV
Bias Current	2μΑ
TX Power	0.1µW
RX Power	0.1μW

Table 10. LSB Values of Offset Coefficients

Addre	ess(s)	Field		
HEX	DEC	Size	Name	Description
48-49	72-73	2	RESERVED	Reserved. There is no slope for temperature. Do not write; reads undefined.
4A-4B	74-75	2	TOFFh:TOFFI	Temperature offset; signed six-bit integer offset with an LSB resolution of .5 degrees C per bit. The two most significant bits of TOFFh are ignored. TOFFI is not used.
				Note that TOFFh is also used in external calibration mode.
4C-4D	76-77	2	VSLPh:VSLPI	Voltage slope; unsigned fixed-point; MSB is at lower physical address.
4E-4F	78-79	2	VOFFh:VOFFI	Voltage offset; signed integer; MSB is at lower physical address.
50-51	80-81	2	ISLPh:ISLPI	Bias current slope; unsigned fixed-point; MSB is at lower physical address.
52-53	82-83	2	IOFFh:IOFFI	Bias current offset; signed integer; MSB is at lower physical address.
54-55	84-85	2	TXSLPh: XSLPI	TX power slope; unsigned fixed-point; MSB is at lower physical address.
56-57	86-87	2	TXOFFh: TXOFFI	TX power slope; unsigned fixed-point; MSB is at lower physical address.

Table 11. Internal Calibration Coefficient Memory Map – Part I

Address(s)		Field		
HEX	DEC	Size	Name	Description
28-29	40-41	2	RXSLP0h: RXSLP0l	RX power slope 0; unsigned fixed-point; MSB is at lower physical address.
2A-2B	42-43	2	RXOFF0h: RXOFF0I	RX power offset 0; signed integer; MSB is at lower physical address.
2C-2D	44-45	2	RXSLP1h: RXSLP1I	RX power slope 1; unsigned fixed-point; MSB is at lower physical address.
2E-2F	46-47	2	RXOFF1h: RXOFF1I	RX power offset 1; signed integer; MSB is at lower physical address.
30-31	48-49	2	RXSLP2h: RXSLP2l	RX power slope 2; unsigned fixed-point; MSB is at lower physical address.
32-33	50-51	2	RXOFF2h: RXOFF2l	RX power offset 2; signed integer; MSB is at lower physical address.
34-35	52-53	2	RXSLP3h: RXSLP3l	RX power slope 3; unsigned fixed-point; MSB is at lower physical address.
36-37	54-55	2	RXOFF3h: RXOFF3l	RX power offset 3; signed integer; MSB is at lower physical address.
38-39	56-57	2	RXSLP4h: RXSLP4l	RX power slope 4; unsigned fixed-point; MSB is at lower physical address.
3A-3B	58-59	2	RXOFF4h: RXOFF4l	RX power offset 4; signed integer; MSB is at lower physical address.
3C-3D	60-61	2	RXSLP5h: RXSLP5l	RX power slope 5; unsigned fixed-point; MSB is at lower physical address.
3E-3F	62-63	2	RXOFF5h: RXOFF5l	RX power offset 5; signed integer; MSB is at lower physical address.
40-41	64-65	2	RXSLP6h: RXSLP6l	RX power slope 6; unsigned fixed-point; MSB is at lower physical address.
42-43	66-67	2	RXOFF6h: RXOFF6l	RX power offset 6; signed integer; MSB is at lower physical address.
44-45	68-69	2	RXSLP7h: RXSLP7l	RX power slope 7; signed integer; MSB is at lower physical address.
46-47	70-71	2	RXOFF7h: RXOFF7l	RX power offset 7; signed fixed-point; MSB is at lower physical address.

Table 12. Internal Calibration Coefficient Memory Map - Part II




Figure 3. Internal Calibration RX Power Linear Approximation

C/ Reading the ADC Result Registers

The ADC result registers should be read as 16-bit registers under internal calibration while under external calibration they should be read as 8-bit or 16-bit registers at the MSB address. For example, TX power should be read under internal calibration as 16 bits at address A2h: 66h–67h and under external calibration as 8 bits at address A2h: 66h. 9-bit temperature results and 12-bit receive power results should always be read as 16-bit quantities.

Reading the result registers using two-byte burst reads on the SMBus guarantees that the two bytes are coherent with each other—that is, they form a matched result pair. If the two bytes were read separately, it is possible that the internal result could be updated between the reads, leading to an incorrect ADC result.

RXPOT

A programmable, non-volatile digitally controlled potentiometer is provided for adjusting the gain of the receive power measurement signal chain in the analog domain. Five bits in the RXPOT register are used to set and adjust the position of potentiometer. RXPOT functions as a programmable divider or attenuator. It is adjustable in steps from 1:1 (no divider action) down to 1/32 in steps of 1/32. If RXPOT is set to zero, then the divider is bypassed completely. There will be no scaling of the input signal, and the resistor network will be disconnected from the VRX pin. At all other settings of RXPOT, there will be a $32k\Omega$ (typical) load seen on VRX.




Figure 4. RXPOT Block Diagram

Laser Diode Bias Control

The MIC3003 can be configured to generate a constant bias current using electrical feedback, or regulate average transmitted optical power using a feedback signal from a monitor photodiode, as shown in Figure 5. An operational amplifier is used to control laser bias current via the VBIAS output. The VBIAS pin can drive a maximum of ±10mA. An external bipolar transistor provides current gain. The polarity of the op amp's output is programmable with BIASREF (bit-5 in OEMCFG1) in order to accommodate either NPN or PNP transistors that drive common anode and common cathode laser, respectively. Additionally, the polarity of the feedback signal is programmable for use with either common-emitter or emitter-follower transistor circuits.