

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










MEMS nano pressure sensor: 260-1260 hPa absolute digital output barometer

Datasheet - production data



Features

- 260 to 1260 hPa absolute pressure range
- Current consumption down to 3 μA
- High overpressure capability: 20x full-scale
- Embedded temperature compensation
- · 24-bit pressure data output
- 16-bit temperature data output
- ODR from 1 Hz to 75 Hz
- SPI and I²C interfaces
- Embedded FIFO
- Interrupt functions: Data Ready, FIFO flags, pressure thresholds
- Supply voltage: 1.7 to 3.6 V
- High shock survivability: 22,000 g
- · Small and thin package
- ECOPACK[®] lead-free compliant

Applications

- Altimeters and barometers for portable devices
- GPS applications
- Weather station equipment
- Sport watches

Description

The LPS22HB is an ultra-compact piezoresistive absolute pressure sensor which functions as a digital output barometer. The device comprises a sensing element and an IC interface which communicates through I²C or SPI from the sensing element to the application.

The sensing element, which detects absolute pressure, consists of a suspended membrane manufactured using a dedicated process developed by ST.

The LPS22HB is available in a full-mold, holed LGA package (HLGA). It is guaranteed to operate over a temperature range extending from -40 °C to +85 °C. The package is holed to allow external pressure to reach the sensing element.

Table 1. Device summary

| Order code | Temperature range [°C] | Package | Packing |
|------------|------------------------|----------|---------------|
| LPS22HBTR | -40 to +85°C | HLGA-10L | Tape and reel |

Contents LPS22HB

Contents

| 1 | Block | diagrams | . 7 |
|---|--------|---|-----|
| 2 | Pin d | escription | . 8 |
| 3 | Mech | anical and electrical specifications | 10 |
| | 3.1 | Mechanical characteristics | 10 |
| | 3.2 | Electrical characteristics | 11 |
| | 3.3 | Communication interface characteristics | 12 |
| | | 3.3.1 SPI - serial peripheral interface | |
| | | 3.3.2 I ² C - inter-IC control interface | |
| | 3.4 | Absolute maximum ratings | 14 |
| 4 | Func | tionality | 15 |
| | 4.1 | Sensing element | |
| | 4.2 | IC interface | |
| | 4.3 | Factory calibration | 15 |
| | 4.4 | Interpreting pressure readings | 15 |
| 5 | FIFO | | 17 |
| | 5.1 | Bypass mode | |
| | 5.2 | FIFO mode | |
| | 5.3 | Stream mode | 19 |
| | 5.4 | Dynamic-Stream mode | 20 |
| | 5.5 | Stream-to-FIFO mode | |
| | 5.6 | Bypass-to-Stream mode | 22 |
| | 5.7 | Bypass-to-FIFO mode | |
| | 5.8 | Retrieving data from FIFO | 23 |
| 6 | ilaaA | cation hints | 24 |
| | 6.1 | Soldering information | |
| 7 | Digita | al interfaces | 25 |
| | 7.1 | Serial interfaces | |
| | | | |



| | 7.2 | I ² C serial interface (CS = High) |
|---|-------|---|
| | | 7.2.1 I ² C operation |
| | 7.3 | SPI bus interface |
| | | 7.3.1 SPI read |
| | | 7.3.2 SPI write |
| | | 7.3.3 SPI read in 3-wire mode |
| 8 | Regis | ster mapping |
| 9 | Regis | ster description |
| | 9.1 | INTERRUPT_CFG (0Bh) |
| | 9.2 | THS_P_L (0Ch) |
| | 9.3 | THS_P_H (0Dh) |
| | 9.4 | WHO_AM_I (0Fh) |
| | 9.5 | CTRL_REG1 (10h) |
| | 9.6 | CTRL_REG2 (11h) |
| | 9.7 | CTRL_REG3 (12h) |
| | 9.8 | FIFO_CTRL (14h) |
| | 9.9 | REF_P_XL (15h) |
| | 9.10 | REF_P_L (16h) |
| | 9.11 | REF_P_H (17h) |
| | 9.12 | RPDS_L (18h) |
| | 9.13 | RPDS_H (19h) |
| | 9.14 | RES_CONF (1Ah) 43 |
| | 9.15 | INT_SOURCE (25h) |
| | 9.16 | FIFO_STATUS (26h) |
| | 9.17 | STATUS (27h) |
| | 9.18 | PRESS_OUT_XL (28h) 45 |
| | 9.19 | PRESS_OUT_L (29h) 46 |
| | 9.20 | PRESS_OUT_H (2Ah) |
| | 9.21 | TEMP_OUT_L (2Bh) |
| | 9.22 | TEMP_OUT_H (2Ch) |
| | 9.23 | LPFP_RES (33h) |
| | | |

| Contents | | LPS22HB |
|----------|-----------------------------------|---------|
| 10 | Package mechanical data | 47 |
| | 10.1 HLGA-10L package information | 47 |
| 11 | Revision history | 48 |

LPS22HB List of tables

List of tables

| Table 1. | Device summary | 1 |
|-----------|---|----|
| Table 2. | Pin description | 9 |
| Table 3. | Pressure and temperature sensor characteristics | 10 |
| Table 4. | Electrical characteristics | 11 |
| Table 5. | DC characteristics | 11 |
| Table 6. | SPI slave timing values | 12 |
| Table 7. | I ² C slave timing values | 13 |
| Table 8. | Absolute maximum ratings | 14 |
| Table 9. | Serial interface pin description | 25 |
| Table 10. | I ² C terminology | 25 |
| Table 11. | SAD+Read/Write patterns | 26 |
| Table 12. | Transfer when master is writing one byte to slave | |
| Table 13. | Transfer when master is writing multiple bytes to slave | 27 |
| Table 14. | Transfer when master is receiving (reading) one byte of data from slave | 27 |
| Table 15. | Transfer when master is receiving (reading) multiple bytes of data from slave | 27 |
| Table 16. | Registers address map | |
| Table 17. | Output data rate bit configurations | |
| Table 18. | Low-pass filter configurations | |
| Table 19. | Interrupt configurations | 40 |
| Table 20. | FIFO mode selection. | |
| Table 21. | FIFO_STATUS example: OVR/FSS details | |
| Table 22. | Document revision history | 48 |



List of figures LPS22HB

List of figures

| Figure 1. | Device architecture block diagram | 7 |
|------------|--|----|
| Figure 2. | Digital logic | 7 |
| Figure 3. | Pin connections (bottom view) | 8 |
| Figure 4. | SPI slave timing diagram | 12 |
| Figure 5. | I ² C slave timing diagram | 13 |
| Figure 6. | Pressure readings | 16 |
| Figure 7. | Bypass mode | 17 |
| Figure 8. | FIFO mode | 18 |
| Figure 9. | Stream mode | 19 |
| Figure 10. | Dynamic-Stream mode | 20 |
| Figure 11. | Stream-to-FIFO mode | 21 |
| Figure 12. | Bypass-to-Stream mode | 22 |
| Figure 13. | Bypass-to-FIFO mode | 23 |
| Figure 14. | LPS22HB electrical connections (top view) | 24 |
| Figure 15. | Read and write protocol | 28 |
| Figure 16. | SPI read protocol | 29 |
| Figure 17. | Multiple byte SPI read protocol (2-byte example) | 29 |
| Figure 18. | SPI write protocol | 30 |
| Figure 19. | Multiple byte SPI write protocol (2-byte example) | 30 |
| Figure 20. | SPI read protocol in 3-wire mode | 31 |
| Figure 21. | "Threshold based" interrupt event | 35 |
| Figure 22. | Interrupt events on INT_DRDY pin | 40 |
| Figure 23 | HI GA-10I (2.0 x 2.0 x 0.76 mm typ.) package outline and mechanical dimensions | 47 |



LPS22HB Block diagrams

1 Block diagrams

Figure 1. Device architecture block diagram






Figure 2. Digital logic



Pin description LPS22HB

2 Pin description

Figure 3. Pin connections (bottom view)



LPS22HB Pin description

Table 2. Pin description

| Pin number | Name | Function |
|------------|-----------------------|---|
| 1 | Vdd_IO | Power supply for I/O pins |
| 2 | SCL SPC | I ² C serial clock (SCL) SPI serial port clock (SPC) |
| 3 | Reserved | Connect to GND |
| 4 | SDA SDI SDI/SDO | I ² C serial data (SDA) 4-wire SPI serial data input (SDI) 3-wire serial data input/output (SDI/SDO) |
| 5 | SDO SA0 | 4-wire SPI serial data output (SDO) I ² C less significant bit of the device address (SA0) |
| 6 | CS | SPI enable I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled) |
| 7 | INT_DRDY | Interrupt or Data Ready |
| 8 | GND | 0 V supply |
| 9 | GND | 0 V supply |
| 10 | VDD | Power supply |

3 Mechanical and electrical specifications

3.1 Mechanical characteristics

VDD = 1.8 V, T = 25 °C, unless otherwise noted.

Table 3. Pressure and temperature sensor characteristics

| Symbol | Parameter | Test condition | Min. | Typ. ⁽¹⁾ | Max. | Unit | |
|---------------------|---|---|------|---------------------------|------|-------------|--|
| Pressure se | ensor characteristics | | | | | | |
| PT _{op} | Operating temperature range | | -40 | | +85 | °C | |
| PT _{full} | Full accuracy temperature range | | 0 | | +65 | °C | |
| P _{op} | Operating pressure range | | 260 | | 1260 | hPa | |
| P _{bits} | Pressure output data | | | 24 | | bits | |
| P _{sens} | Pressure sensitivity | | | 4096 | | LSB/ hPa | |
| P _{AccRel} | Relative accuracy over pressure | P = 800 - 1100 hPa T = 25 °C | | ±0.1 | | hPa | |
| D | | P _{op} T = 0 to 65 °C After OPC ⁽²⁾ | | ±0.1 | | hPa | |
| P _{AccT} | Absolute accuracy over temperature | P _{op} T = 0 to 65 °C no OPC ⁽²⁾ | | ±1 | | IIFa | |
| P _{noise} | RMS pressure sensing noise ⁽³⁾ | with embedded filtering | | 0.0075 | | hPa RMS | |
| ODR _{Pres} | Pressure output data rate ⁽⁴⁾ | | | 1 10 25 50 75 | | Hz | |
| Temperatur | e sensor characteristics | | | 1 | | ' | |
| T _{op} | Operating temperature range | | -40 | | +85 | °C | |
| T _{sens} | Temperature sensitivity | | | 100 | | LSB/°C | |
| T _{acc} | Temperature absolute accuracy | T = 0 to 65 °C | | ±1.5 | | °C | |
| ODR _T | Output temperature data rate ⁽⁴⁾ | | | 1 10 25 50 75 | | Hz | |

^{1.} Typical specifications are not guaranteed.

10/49 DocID027083 Rev 5

^{2.} OPC: One-Point Calibration, see RPDS_L (18h), RPDS_H (19h).

^{3.} Pressure noise RMS evaluated in a controlled environment, based on the average standard deviation of 50 measurements at highest ODR and with LC_EN bit = 0, EN_LPFP = 1, LPFP_CFG = 1.

^{4.} Output data rate is configured acting on ODR[2:0] in CTRL_REG1 (10h).

3.2 Electrical characteristics

VDD = 1.8 V, T = 25 °C, unless otherwise noted.

Table 4. Electrical characteristics

| Symbol | Parameter | Test condition | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|--------|-----------------------------------|-----------------------------|------|---------------------|---------|------|
| VDD | Supply voltage | | 1.7 | | 3.6 | V |
| Vdd_IO | IO supply voltage | | 1.7 | | Vdd+0.1 | V |
| ldd | Supply current | @ ODR 1 Hz LC_EN bit = 0 | | 12 | | μΑ |
| | | @ ODR 1 Hz LC_EN bit = 1 | | 3 | | |
| IddPdn | Supply current in power-down mode | | | 1 | | μA |

^{1.} Typical specifications are not guaranteed.

Table 5. DC characteristics

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit | |
|--------------------------|---|-----------|-----------------|------|-----------------|------|--|
| DC input characteristics | | | | | | | |
| Vil | Low-level input voltage (Schmitt buffer) | - | - | - | 0.2 * Vdd_IO | V | |
| Vih | High-level input voltage (Schmitt buffer) | - | 0.8 * Vdd_IO | - | - | V | |
| DC outpu | ut characteristics | | | | | | |
| Vol | Low-level output voltage | | 0.2 | - | - | V | |
| Voh | High-level output voltage | | - | - | Vdd_IO- 0.2 | ٧ | |



3.3 Communication interface characteristics

3.3.1 SPI - serial peripheral interface

Subject to general operating conditions for Vdd and TOP.

Table 6. SPI slave timing values

| Symbol | Parameter | Valu | Unit | |
|----------------------|-------------------------|------|------|-------|
| Symbol | Farameter | Min | Max | Offic |
| t _{c(SPC)} | SPI clock cycle | 100 | | ns |
| f _{c(SPC)} | SPI clock frequency | | 10 | MHz |
| t _{su(CS)} | CS setup time | 6 | | |
| t _{h(CS)} | CS hold time | 8 | | |
| t _{su(SI)} | SDI input setup time | 5 | | |
| t _{h(SI)} | SDI input hold time | 15 | | ns |
| t _{v(SO)} | SDO valid output time | | 50 | |
| t _{h(SO)} | SDO output hold time | 9 | | |
| t _{dis(SO)} | SDO output disable time | | 50 | |

Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production.




Figure 4. SPI slave timing diagram

Note: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.

12/49 DocID027083 Rev 5

I²C - inter-IC control interface 3.3.2

Subject to general operating conditions for Vdd and T_{OP}

Table 7. I²C slave timing values

| Symbol | Doromotor (1) | I ² C standa | rd mode ⁽¹⁾ | I ² C fast | mode ⁽¹⁾ | |
|---|--|-------------------------|------------------------|---------------------------------------|---------------------|------|
| Symbol | Parameter (1) | Min | Max | Min | Max | Unit |
| f _(SCL) | SCL clock frequency | 0 | 100 | 0 | 400 | kHz |
| t _{w(SCLL)} | SCL clock low time | 4.7 | | 1.3 | | 116 |
| t _{w(SCLH)} | SCL clock high time | 4.0 | | 0.6 | | – μs |
| t _{su(SDA)} | SDA setup time | 250 | | 100 | | ns |
| t _{h(SDA)} | SDA data hold time | 0.01 | 3.45 | 0 | 0.9 | μs |
| t _{r(SDA)} t _{r(SCL)} | SDA and SCL rise time | | 1000 | 20 + 0.1C _b ⁽²⁾ | 300 | no |
| t _{f(SDA)} t _{f(SCL)} | SDA and SCL fall time | | 300 | 20 + 0.1C _b ⁽²⁾ | 300 | ns |
| t _{h(ST)} | START condition hold time | 4 | | 0.6 | | |
| t _{su(SR)} | Repeated START condition setup time | 4.7 | | 0.6 | | |
| t _{su(SP)} | STOP condition setup time | 4 | | 0.6 | | – µs |
| t _{w(SP:SR)} | Bus free time between STOP and START condition | 4.7 | | 1.3 | | |

- 1. Data based on standard I²C protocol requirement, not tested in production.
- 2. C_b = total capacitance of one bus line, in pF.

Figure 5. I²C slave timing diagram REPEATED START START SDA STOP SCL GAMS20151122EC-1100

Note: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.

3.4 **Absolute maximum ratings**

Stress above those listed as "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute maximum ratings

| Symbol | Ratings | Maximum value | Unit |
|------------------|------------------------------------|---------------------|------|
| Vdd | Supply voltage | -0.3 to 4.8 | V |
| Vdd_IO | I/O pins supply voltage | -0.3 to 4.8 | V |
| Vin | Input voltage on any control pin | -0.3 to Vdd_IO +0.3 | V |
| Р | Overpressure | 2 | MPa |
| T _{STG} | Storage temperature range | -40 to +125 | °C |
| ESD | Electrostatic discharge protection | 2 (HBM) | kV |

Note: Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

DocID027083 Rev 5 14/49

LPS22HB Functionality

4 Functionality

The LPS22HB is a high-resolution, digital output pressure sensor packaged in an HLGA full-mold package. The complete device includes a sensing element based on a piezoresistive Wheatstone bridge approach, and an IC interface which communicates a digital signal from the sensing element to the application.

4.1 Sensing element

An ST proprietary process is used to obtain a silicon membrane for MEMS pressure sensors. When pressure is applied, the membrane deflection induces an imbalance in the Wheatstone bridge piezoresistances whose output signal is converted by the IC interface.

4.2 IC interface

The complete measurement chain is composed of a low-noise amplifier which converts the resistance unbalance of the MEMS sensors (pressure and temperature) into an analog voltage using an analog-to-digital converter.

The pressure and temperature data may be accessed through an I²C/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller.

The LPS22HB features a Data-Ready signal which indicates when a new set of measured pressure and temperature data are available, thus simplifying data synchronization in the digital system that uses the device.

4.3 Factory calibration

The trimming values are stored inside the device in a non-volatile structure. When the device is turned on, the trimming parameters are downloaded into the registers to be employed during the normal operation which allows the device to be used without requiring any further calibration.


4.4 Interpreting pressure readings

The pressure data are stored in 3 registers: *PRESS_OUT_H* (2Ah), *PRESS_OUT_L* (29h), and *PRESS_OUT_XL* (28h). The value is expressed as 2's complement.

To obtain the pressure in hPa, take the two's complement of the complete word and then divide by 4096 LSB/hPa.

Functionality LPS22HB

Figure 6. Pressure readings



Equation 1

Pressure Value (LSB) = PRESS_OUT_H (2Ah) & PRESS_OUT_L (29h) & PRESS_OUT_XL (28h) = 3FF58Dh = 4191629 LSB (decimal signed)

Equation 2

Pressure (hPa) =
$$\frac{\text{Pressure Value (LSB)}}{\text{Scaling Factor}} = \frac{4191629 \text{ LSB}}{4096 \text{ LSB/hPa}} = 1023.3 \text{hPa}$$

LPS22HB FIFO

5 FIFO

The LPS22HB embeds 32 slots of 40-bit data FIFO to store the pressure and temperature output values. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work according to seven different modes: Bypass mode, FIFO mode, Stream mode, Dynamic-Stream mode, Stream-to-FIFO mode, Bypass-to-Stream and Bypass-to-FIFO mode. The FIFO buffer is enabled when the FIFO_EN bit in CTRL_REG2 (11h) is set to '1' and each mode is selected by the FIFO_MODE[2:0] bits in FIFO_CTRL (14h). Programmable FIFO threshold status, FIFO overrun events and the number of unread samples stored are available in the FIFO_STATUS (26h) register and can be set to generate dedicated interrupts on the INT_DRDY pad using the CTRL_REG3 (12h) register.

FIFO_STATUS (26h)(FTH_FIFO) goes to '1' when the number of unread samples (FIFO_STATUS (26h)(FSS5:0)) is greater than or equal to WTM[4:0] in FIFO_CTRL (14h). If FIFO_CTRL (14h)(WTM4:0) is equal to 0, FIFO_STATUS (26h)(FTH_FIFO) goes to '0'.

FIFO_STATUS (26h)(OVRN) is equal to '1' if a FIFO slot is overwritten.

FIFO_STATUS (26h)(FSS5:0) contains stored data levels of unread samples; when FSS[5:0] is equal to '000000' FIFO is empty, when FSS[5:0] is equal to '100000' FIFO is full and the unread samples are 32.

To guarantee the switching into and out of FIFO mode, discard the first sample acquired.

5.1 Bypass mode

In Bypass mode (*FIFO_CTRL (14h)*(FMODE2:0)=000), the FIFO is not operational and it remains empty.

Bypass mode is also used to reset the FIFO when in FIFO mode.

As described in the next figure, for each channel only the first address is used. When new data is available, the older data is overwritten.

Figure 7. Bypass mode

FIFO LPS22HB

5.2 FIFO mode

In FIFO mode (*FIFO_CTRL* (14h)(FMODE2:0) = 001) data from the output *PRESS_OUT_XL* (28h), *PRESS_OUT_L* (29h), *PRESS_OUT_H* (2Ah) and *TEMP_OUT_L* (2Bh), *TEMP_OUT_H* (2Ch) are stored in the FIFO until it is overwritten.

To reset FIFO content, in Bypass mode the value '000' must be written in *FIFO_CTRL* (14h)(FMODE2:0). After this reset command, it is possible to restart FIFO mode, writing the value '001' in *FIFO_CTRL* (14h)(FMODE2:0).

FIFO buffer memorizes 32 levels of data but the depth of the FIFO can be resized by setting the *CTRL_REG2* (11h)(STOP_ON_FTH) bit. If the STOP_ON_FTH bit is set to '1', FIFO depth is limited to *FIFO_CTRL* (14h)(WTM4:0) + 1 data.

A FIFO threshold interrupt can be enabled (F_OVR bit in CTRL_REG3 (12h) in order to be raised when the FIFO is filled to the level specified by the WTM4:0 bits of FIFO_CTRL (14h). When a FIFO threshold interrupt occurs, the first data has been overwritten and the FIFO stops collecting data from the input pressure and temperature.

Figure 8. FIFO mode

LPS22HB FIFO

5.3 Stream mode

Stream mode (*FIFO_CTRL* (14h)(FMODE2:0) = 010) provides continuous FIFO update: as new data arrive, the older is discarded.

Once the entire FIFO has been read, the last data read remains in the FIFO and hence once a new sample is acquired, the *FIFO_STATUS* (26h)(FSS5:0) value rises from 0 to 2.

An overrun interrupt can be enabled, *CTRL_REG3* (12h)(F_OVR) = '1', in order to inform when the FIFO is full and eventually read its content all at once. If an overrun occurs, the oldest sample in FIFO is overwritten, so if the FIFO was empty, the lost sample has already been read.

P_i , T_i P₀ T₀

P₁ T₁

P₂ T₂

P₃₀ T₃₀

P₃₁ T₃₁

GAMS20150414EC-1010

In the latter case reading all FIFO content before an overrun interrupt has occurred, the first data read is equal to the last already read in the previous burst, so the number of new data available in FIFO depends on the previous reading.

FIFO LPS22HB

5.4 Dynamic-Stream mode

In Dynamic-Stream mode (*FIFO_CTRL (14h)*(FMODE2:0) = 110) after emptying the FIFO, the first new sample that arrives becomes the first to be read in a subsequent read burst. In this way, the number of new data available in FIFO does not depend on the previous reading.

In Dynamic-Stream mode *FIFO_STATUS* (26h)(FSS5:0) is the number of new pressure and temperature samples available in the FIFO buffer.

Stream Mode is intended to be used to read all 32 samples of FIFO within an ODR after receiving an overrun signal.

Dynamic-Stream is intended to be used to read *FIFO_STATUS* (26h)(FSS5:0) samples when it is not possible to guarantee reading data within an ODR.

Also, a FIFO threshold interrupt on the INT_DRDY pad through CTRL_REG3 (12h)(F_FTH) can be enabled in order to read data from the FIFO and leave free memory slots for incoming data.




Figure 10. Dynamic-Stream mode

LPS22HB FIFO

5.5 Stream-to-FIFO mode

In Stream-to-FIFO mode (*FIFO_CTRL (14h)*(FMODE2:0) = 011), FIFO behavior changes according to the INT_SOURCE(IA) bit. When the INT_SOURCE(IA) bit is equal to '1', FIFO operates in FIFO mode. When the INT_SOURCE(IA) bit is equal to '0', FIFO operates in Stream mode.

An interrupt generator can be set to the desired configuration through *INTERRUPT_CFG (0Bh)*.

The INTERRUPT_CFG (0Bh)(LIR) bit should be set to '1' in order to have latched interrupt.




Figure 11. Stream-to-FIFO mode

FIFO LPS22HB

5.6 Bypass-to-Stream mode

In Bypass-to-Stream mode (*FIFO_CTRL (14h)*(FMODE2:0) = '100'), data measurement storage inside FIFO operates in Stream mode when INT_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode).

An interrupt generator can be set to the desired configuration through *INTERRUPT_CFG* (0Bh).

The INTERRUPT_CFG (0Bh)(LIR) bit should be set to '1' in order to have latched interrupt.




Figure 12. Bypass-to-Stream mode

LPS22HB FIFO

5.7 Bypass-to-FIFO mode

In Bypass-to-FIFO mode (*FIFO_CTRL (14h)*(FMODE2:0) = '111'), data measurement storage inside FIFO operates in FIFO mode when INT_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode).

An interrupt generator can be set to the desired configuration through *INTERRUPT_CFG* (0Bh).

The INTERRUPT_CFG (0Bh) (LIR) bit should be set to '1' in order to have latched interrupt.




Figure 13. Bypass-to-FIFO mode

5.8 Retrieving data from FIFO

FIFO data is read from PRESS_OUT (Addr. reg 28h,29h,2Ah) and TEMP_OUT (Addr. reg 28h,2Ch).

Each time data is read from the FIFO, the oldest data are placed in the *PRESS_OUT_XL* (28h), *PRESS_OUT_L* (29h), *PRESS_OUT_H* (2Ah), *TEMP_OUT_L* (2Bh) and *TEMP_OUT_H* (2Ch) registers and both single-read and read-burst operations can be used.

The device automatically updates the reading address and it rolls back to 28h when register 2Ch is reached. In order to read all FIFO levels in multiple byte reading, 160 bytes (5 output registers by 32 levels) must be read.

Application hints LPS22HB

6 Application hints




Figure 14. LPS22HB electrical connections (top view)

The device power supply must be provided through the VDD line; a power supply decoupling capacitor C1 (100 nF) must be placed as near as possible to the supply pads of the device. Depending on the application, an additional capacitor of 4.7 μ F could be placed on VDD line.

The functionality of the device and the measured data outputs are selectable and accessible through the I^2C/SPI interface. When using the I^2C , CS must be tied to Vdd IO.

All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to *Figure 14*). It is possible to remove VDD while maintaining Vdd_IO without blocking the communication bus, in this condition the measurement chain is powered off.

6.1 Soldering information

The HLGA package is compliant with the ECOPACK® standard, and it is qualified for soldering heat resistance according to JEDEC J-STD-020.

24/49 DocID027083 Rev 5

LPS22HB Digital interfaces

7 Digital interfaces

7.1 Serial interfaces

The registers embedded in the LPS22HB may be accessed through both the I²C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pads. To select/exploit the I²C interface, the CS line must be tied high (i.e. connected to Vdd IO).

| Pin name | Pin description |
|-----------------------|--|
| CS | SPI enable I²C/SPI mode selection (1: SPI idle mode / I²C communication enabled; 0: SPI communication mode / I²C disabled) |
| SCL/SPC | I²C serial clock (SCL) SPI serial port clock (SPC) |
| SDA SDI SDI/SDO | I ² C serial data (SDA) 4-wire SPI serial data input (SDI) 3-wire serial data input /output (SDI/SDO) |
| SDO SAO | SPI serial data output (SDO) l²C less significant bit of the device address (SA0) |

Table 9. Serial interface pin description

7.2 I^2C serial interface (CS = High)

The LPS22HB I²C is a bus slave. The I²C is employed to write data into registers whose content can also be read back.

The relevant I²C terminology is given in *Table 10*.

Term Description

Transmitter The device which sends data to the bus

Receiver The device which receives data from the bus

Master The device which initiates a transfer, generates clock signals and terminates a transfer

Slave The device addressed by the master

Table 10. I²C terminology

There are two signals associated with the I²C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both lines have to be connected to Vdd_IO through pull-up resistors.

The I²C interface is compliant with fast mode (400 kHz) I²C standards as well as with the normal mode.