



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## K10P144M100SF2



### K10 Sub-Family Data Sheet

Supports the following:

MK10DX128ZVLQ10,  
MK10DX128ZVMD10,  
MK10DX256ZVLQ10,  
MK10DX256ZVMD10,  
MK10DN512ZVLQ10,  
MK10DN512ZVMD10

#### Features

- Operating Characteristics
  - Voltage range: 1.71 to 3.6 V
  - Flash write voltage range: 1.71 to 3.6 V
  - Temperature range (ambient): -40 to 105°C
- Performance
  - Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhystone MIPS per MHz
- Memories and memory interfaces
  - Up to 512 KB program flash memory on non-FlexMemory devices
  - Up to 128 KB RAM
  - Serial programming interface (EzPort)
  - FlexBus external bus interface
- Clocks
  - 3 to 32 MHz crystal oscillator
  - 32 kHz crystal oscillator
  - Multi-purpose clock generator
- System peripherals
  - Multiple low-power modes to provide power optimization based on application requirements
  - Memory protection unit with multi-master protection
  - 16-channel DMA controller, supporting up to 63 request sources
  - External watchdog monitor
  - Software watchdog
  - Low-leakage wakeup unit

- Security and integrity modules
  - Hardware CRC module to support fast cyclic redundancy checks
  - 128-bit unique identification (ID) number per chip
- Human-machine interface
  - Low-power hardware touch sensor interface (TSI)
  - General-purpose input/output
- Analog modules
  - Two 16-bit SAR ADCs
  - Programmable gain amplifier (PGA) (up to x64) integrated into each ADC
  - Two 12-bit DACs
  - Three analog comparators (CMP) containing a 6-bit DAC and programmable reference input
  - Voltage reference
- Timers
  - Programmable delay block
  - Eight-channel motor control/general purpose/PWM timer
  - Two 2-channel quadrature decoder/general purpose timers
  - Periodic interrupt timers
  - 16-bit low-power timer
  - Carrier modulator transmitter
  - Real-time clock
- Communication interfaces
  - Two Controller Area Network (CAN) modules
  - Three SPI modules
  - Two I2C modules
  - Six UART modules
  - Secure Digital host controller (SDHC)
  - I2S module

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

© 2011–2013 Freescale Semiconductor, Inc.



# Table of Contents

|   |    |   |    |
|---|----|---|----|
| 1 Ordering parts.....   | 3  | 5.4.2 Thermal attributes.....                                       | 21 |
| 1.1 Determining valid orderable parts.....                          | 3  | 6 Peripheral operating requirements and behaviors.....              | 22 |
| 2 Part identification.....  | 3  | 6.1 Core modules.....   | 22 |
| 2.1 Description.....  | 3  | 6.1.1 Debug trace timing specifications.....                        | 22 |
| 2.2 Format.....   | 3  | 6.1.2 JTAG electricals.....   | 23 |
| 2.3 Fields.....   | 3  | 6.2 System modules.....   | 26 |
| 2.4 Example.....  | 4  | 6.3 Clock modules.....  | 26 |
| 3 Terminology and guidelines.....                                   | 4  | 6.3.1 MCG specifications.....                                       | 26 |
| 3.1 Definition: Operating requirement.....                          | 4  | 6.3.2 Oscillator electrical specifications.....                     | 28 |
| 3.2 Definition: Operating behavior.....                             | 5  | 6.3.3 32 kHz Oscillator Electrical Characteristics.....             | 30 |
| 3.3 Definition: Attribute.....                                      | 5  | 6.4 Memories and memory interfaces.....                             | 31 |
| 3.4 Definition: Rating.....   | 6  | 6.4.1 Flash electrical specifications.....                          | 31 |
| 3.5 Result of exceeding a rating.....                               | 6  | 6.4.2 EzPort Switching Specifications.....                          | 33 |
| 3.6 Relationship between ratings and operating<br>requirements..... | 6  | 6.4.3 Flexbus Switching Specifications.....                         | 34 |
| 3.7 Guidelines for ratings and operating requirements.....          | 7  | 6.5 Security and integrity modules.....                             | 37 |
| 3.8 Definition: Typical value.....                                  | 7  | 6.6 Analog.....   | 37 |
| 3.9 Typical value conditions.....                                   | 8  | 6.6.1 ADC electrical specifications.....                            | 37 |
| 4 Ratings.....  | 9  | 6.6.2 CMP and 6-bit DAC electrical specifications.....              | 45 |
| 4.1 Thermal handling ratings.....                                   | 9  | 6.6.3 12-bit DAC electrical characteristics.....                    | 47 |
| 4.2 Moisture handling ratings.....                                  | 9  | 6.6.4 Voltage reference electrical specifications.....              | 50 |
| 4.3 ESD handling ratings.....                                       | 9  | 6.7 Timers.....   | 51 |
| 4.4 Voltage and current operating ratings.....                      | 9  | 6.8 Communication interfaces.....                                   | 51 |
| 5 General.....  | 10 | 6.8.1 CAN switching specifications.....                             | 51 |
| 5.1 AC electrical characteristics.....                              | 10 | 6.8.2 DSPI switching specifications (limited voltage<br>range)..... | 52 |
| 5.2 Nonswitching electrical specifications.....                     | 10 | 6.8.3 DSPI switching specifications (full voltage range).....       | 53 |
| 5.2.1 Voltage and current operating requirements.....               | 10 | 6.8.4 Inter-Integrated Circuit Interface (I2C) timing.....          | 55 |
| 5.2.2 LVD and POR operating requirements.....                       | 11 | 6.8.5 UART switching specifications.....                            | 56 |
| 5.2.3 Voltage and current operating behaviors.....                  | 12 | 6.8.6 SDHC specifications.....                                      | 56 |
| 5.2.4 Power mode transition operating behaviors.....                | 14 | 6.8.7 I2S switching specifications.....                             | 57 |
| 5.2.5 Power consumption operating behaviors.....                    | 15 | 6.9 Human-machine interfaces (HMI).....                             | 60 |
| 5.2.6 EMC radiated emissions operating behaviors.....               | 18 | 6.9.1 TSI electrical specifications.....                            | 60 |
| 5.2.7 Designing with radiated emissions in mind.....                | 19 | 7 Dimensions.....   | 61 |
| 5.2.8 Capacitance attributes.....                                   | 19 | 7.1 Obtaining package dimensions.....                               | 61 |
| 5.3 Switching specifications.....                                   | 19 | 8 Pinout.....   | 61 |
| 5.3.1 Device clock specifications.....                              | 19 | 8.1 K10 Signal Multiplexing and Pin Assignments.....                | 61 |
| 5.3.2 General switching specifications.....                         | 19 | 8.2 K10 Pinouts.....  | 67 |
| 5.4 Thermal specifications.....                                     | 20 | 9 Revision History.....   | 69 |
| 5.4.1 Thermal operating requirements.....                           | 20 |   |    |

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers: PK10 and MK10 .

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description          | Values   |
|-------|----------------------|--|
| Q     | Qualification status | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul> |
| K##   | Kinetis family       | <ul style="list-style-type: none"> <li>K10</li> </ul>  |
| A     | Key attribute        | <ul style="list-style-type: none"> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>             |
| M     | Flash memory type    | <ul style="list-style-type: none"> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>       |

*Table continues on the next page...*

## Terminology and guidelines

| Field | Description                 | Values  |
|-------|-----------------------------|---|
| FFF   | Program flash memory size   | <ul style="list-style-type: none"> <li>• 32 = 32 KB</li> <li>• 64 = 64 KB</li> <li>• 128 = 128 KB</li> <li>• 256 = 256 KB</li> <li>• 512 = 512 KB</li> <li>• 1M0 = 1 MB</li> <li>• 2M0 = 2 MB</li> </ul>  |
| R     | Silicon revision            | <ul style="list-style-type: none"> <li>• Z = Initial</li> <li>• (Blank) = Main</li> <li>• A = Revision after main</li> </ul>  |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"> <li>• V = -40 to 105</li> <li>• C = -40 to 85</li> </ul>   |
| PP    | Package identifier          | <ul style="list-style-type: none"> <li>• FM = 32 QFN (5 mm x 5 mm)</li> <li>• FT = 48 QFN (7 mm x 7 mm)</li> <li>• LF = 48 LQFP (7 mm x 7 mm)</li> <li>• LH = 64 LQFP (10 mm x 10 mm)</li> <li>• MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>• LK = 80 LQFP (12 mm x 12 mm)</li> <li>• LL = 100 LQFP (14 mm x 14 mm)</li> <li>• MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>• LQ = 144 LQFP (20 mm x 20 mm)</li> <li>• MD = 144 MAPBGA (13 mm x 13 mm)</li> <li>• MJ = 256 MAPBGA (17 mm x 17 mm)</li> </ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"> <li>• 5 = 50 MHz</li> <li>• 7 = 72 MHz</li> <li>• 10 = 100 MHz</li> <li>• 12 = 120 MHz</li> <li>• 15 = 150 MHz</li> </ul>  |
| N     | Packaging type              | <ul style="list-style-type: none"> <li>• R = Tape and reel</li> <li>• (Blank) = Trays</li> </ul>  |

## 2.4 Example

This is an example part number:

MK10DN512ZVMD10

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 3.1.1 Example

This is an example of an operating requirement:

| Symbol   | Description               | Min. | Max. | Unit |
|----------|---------------------------|------|------|------|
| $V_{DD}$ | 1.0 V core supply voltage | 0.9  | 1.1  | V    |

## 3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 3.2.1 Example

This is an example of an operating behavior:

| Symbol   | Description                              | Min. | Max. | Unit    |
|----------|--|------|------|---------|
| $I_{WP}$ | Digital I/O weak pullup/pulldown current | 10   | 130  | $\mu A$ |

## 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### 3.3.1 Example

This is an example of an attribute:

| Symbol      | Description                     | Min. | Max. | Unit |
|-------------|---------------------------------|------|------|------|
| $C_{IN\_D}$ | Input capacitance: digital pins | —    | 7    | pF   |

## 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 3.4.1 Example


This is an example of an operating rating:

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | -0.3 | 1.2  | V    |

## 3.5 Result of exceeding a rating



## 3.6 Relationship between ratings and operating requirements



## 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


### 3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

| Symbol          | Description                              | Min. | Typ. | Max. | Unit |
|-----------------|--|------|------|------|------|
| I <sub>WP</sub> | Digital I/O weak pullup/pulldown current | 10   | 70   | 130  | µA   |

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



## 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol          | Description          | Value | Unit |
|-----------------|----------------------|-------|------|
| T <sub>A</sub>  | Ambient temperature  | 25    | °C   |
| V <sub>DD</sub> | 3.3 V supply voltage | 3.3   | V    |

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol    | Description                   | Min. | Max. | Unit | Notes             |
|-----------|-------------------------------|------|------|------|-------------------|
| $T_{STG}$ | Storage temperature           | -55  | 150  | °C   | <a href="#">1</a> |
| $T_{SDR}$ | Solder temperature, lead-free | —    | 260  | °C   | <a href="#">2</a> |
|           | Solder temperature, leaded    | —    | 245  |      |                   |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes             |
|--------|----------------------------|------|------|------|-------------------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | <a href="#">1</a> |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.3 ESD handling ratings

| Symbol    | Description   | Min.  | Max.  | Unit | Notes             |
|-----------|---|-------|-------|------|-------------------|
| $V_{HBM}$ | Electrostatic discharge voltage, human body model     | -2000 | +2000 | V    | <a href="#">1</a> |
| $V_{CDM}$ | Electrostatic discharge voltage, charged-device model | -500  | +500  | V    | <a href="#">2</a> |
| $I_{LAT}$ | Latch-up current at ambient temperature of 105°C      | -100  | +100  | mA   | <a href="#">3</a> |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

### 4.4 Voltage and current operating ratings

## General


| Symbol    | Description  | Min.           | Max.           | Unit |
|-----------|--|----------------|----------------|------|
| $V_{DD}$  | Digital supply voltage   | -0.3           | 3.8            | V    |
| $I_{DD}$  | Digital supply current   | —              | 185            | mA   |
| $V_{DIO}$ | Digital input voltage (except <u>RESET</u> , EXTAL, and XTAL)      | -0.3           | 5.5            | V    |
| $V_{AIO}$ | Analog <sup>1</sup> , <u>RESET</u> , EXTAL, and XTAL input voltage | -0.3           | $V_{DD} + 0.3$ | V    |
| $I_D$     | Maximum current single pin limit (applies to all digital pins)     | -25            | 25             | mA   |
| $V_{DDA}$ | Analog supply voltage  | $V_{DD} - 0.3$ | $V_{DD} + 0.3$ | V    |
| $V_{BAT}$ | RTC battery supply voltage   | -0.3           | 3.8            | V    |

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 5 General

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

**Figure 1. Input signal measurement reference**

All digital I/O switching characteristics assume:

1. output pins
  - have  $C_L=30\text{pF}$  loads,
  - are configured for fast slew rate (PORTx\_PCRn[SRE]=0), and
  - are configured for high drive strength (PORTx\_PCRn[DSE]=1)
2. input pins
  - have their passive filter disabled (PORTx\_PCRn[PFE]=0)

### 5.2 Nonswitching electrical specifications

## 5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

| Symbol             | Description  | Min.                 | Max.                 | Unit | Notes |
|--------------------|--|----------------------|----------------------|------|-------|
| $V_{DD}$           | Supply voltage   | 1.71                 | 3.6                  | V    |       |
| $V_{DDA}$          | Analog supply voltage  | 1.71                 | 3.6                  | V    |       |
| $V_{DD} - V_{DDA}$ | $V_{DD}$ -to- $V_{DDA}$ differential voltage   | -0.1                 | 0.1                  | V    |       |
| $V_{SS} - V_{SSA}$ | $V_{SS}$ -to- $V_{SSA}$ differential voltage   | -0.1                 | 0.1                  | V    |       |
| $V_{BAT}$          | RTC battery supply voltage   | 1.71                 | 3.6                  | V    |       |
| $V_{IH}$           | Input high voltage   |                      |                      |      |       |
|                    | • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$   | $0.7 \times V_{DD}$  | —                    | V    |       |
|                    | • $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$   | $0.75 \times V_{DD}$ | —                    | V    |       |
| $V_{IL}$           | Input low voltage  |                      |                      |      |       |
|                    | • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$   | —                    | $0.35 \times V_{DD}$ | V    |       |
|                    | • $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$   | —                    | $0.3 \times V_{DD}$  | V    |       |
| $V_{HYS}$          | Input hysteresis   | $0.06 \times V_{DD}$ | —                    | V    |       |
| $I_{ICDIO}$        | Digital pin negative DC injection current — single pin   | -5                   | —                    | mA   | 1     |
|                    | • $V_{IN} < V_{SS}-0.3\text{V}$  |                      |                      |      |       |
| $I_{ICAIO}$        | Analog <sup>2</sup> , EXTAL, and XTAL pin DC injection current — single pin  |                      |                      | mA   | 3     |
|                    | • $V_{IN} < V_{SS}-0.3\text{V}$ (Negative current injection)   | -5                   | —                    |      |       |
|                    | • $V_{IN} > V_{DD}+0.3\text{V}$ (Positive current injection)   | —                    | +5                   |      |       |
| $I_{ICcont}$       | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins |                      |                      | mA   |       |
|                    | • Negative current injection   | -25                  | —                    |      |       |
|                    | • Positive current injection   | —                    | +25                  |      |       |
| $V_{ODPU}$         | Open drain pullup voltage level  | $V_{DD}$             | $V_{DD}$             | V    | 4     |
| $V_{RAM}$          | $V_{DD}$ voltage required to retain RAM  | 1.2                  | —                    | V    |       |
| $V_{RFVBAT}$       | $V_{BAT}$ voltage required to retain the VBAT register file  | $V_{POR\_VBAT}$      | —                    | V    |       |

- All 5 V tolerant digital I/O pins are internally clamped to  $V_{SS}$  through an ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  is less than  $V_{DIO\_MIN}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{DIO\_MIN}-V_{IN})/I_{ICDIO}$ .
- Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
- All analog pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  through ESD protection diodes. If  $V_{IN}$  is less than  $V_{AIO\_MIN}$  or greater than  $V_{AIO\_MAX}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{AIO\_MIN}-V_{IN})/I_{ICAIO}$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{AIO\_MAX})/I_{ICAIO}$ . Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.
- Open drain outputs must be pulled to VDD.

## 5.2.2 LVD and POR operating requirements

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements**

| Symbol             | Description  | Min. | Typ. | Max. | Unit | Notes |
|--------------------|--|------|------|------|------|-------|
| V <sub>POR</sub>   | Falling VDD POR detect voltage   | 0.8  | 1.1  | 1.5  | V    |       |
| V <sub>LVDH</sub>  | Falling low-voltage detect threshold — high range (LVDV=01)                | 2.48 | 2.56 | 2.64 | V    |       |
| V <sub>LVW1H</sub> | Low-voltage warning thresholds — high range<br>• Level 1 falling (LVWV=00) | 2.62 | 2.70 | 2.78 | V    | 1     |
| V <sub>LVW2H</sub> | • Level 2 falling (LVWV=01)  | 2.72 | 2.80 | 2.88 | V    |       |
| V <sub>LVW3H</sub> | • Level 3 falling (LVWV=10)  | 2.82 | 2.90 | 2.98 | V    |       |
| V <sub>LVW4H</sub> | • Level 4 falling (LVWV=11)  | 2.92 | 3.00 | 3.08 | V    |       |
| V <sub>HYSH</sub>  | Low-voltage inhibit reset/recover hysteresis — high range                  | —    | ±80  | —    | mV   |       |
| V <sub>LVDL</sub>  | Falling low-voltage detect threshold — low range (LVDV=00)                 | 1.54 | 1.60 | 1.66 | V    |       |
| V <sub>LVW1L</sub> | Low-voltage warning thresholds — low range<br>• Level 1 falling (LVWV=00)  | 1.74 | 1.80 | 1.86 | V    | 1     |
| V <sub>LVW2L</sub> | • Level 2 falling (LVWV=01)  | 1.84 | 1.90 | 1.96 | V    |       |
| V <sub>LVW3L</sub> | • Level 3 falling (LVWV=10)  | 1.94 | 2.00 | 2.06 | V    |       |
| V <sub>LVW4L</sub> | • Level 4 falling (LVWV=11)  | 2.04 | 2.10 | 2.16 | V    |       |
| V <sub>HYSL</sub>  | Low-voltage inhibit reset/recover hysteresis — low range                   | —    | ±60  | —    | mV   |       |
| V <sub>BG</sub>    | Bandgap voltage reference  | 0.97 | 1.00 | 1.03 | V    |       |
| t <sub>LPO</sub>   | Internal low power oscillator period — factory trimmed                     | 900  | 1000 | 1100 | μs   |       |

1. Rising thresholds are falling threshold + hysteresis voltage

**Table 3. VBAT power operating requirements**

| Symbol                | Description                            | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|--|------|------|------|------|-------|
| V <sub>POR_VBAT</sub> | Falling VBAT supply POR detect voltage | 0.8  | 1.1  | 1.5  | V    |       |

### 5.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors


| Symbol    | Description   | Min.             | Typ. <sup>1</sup>       | Max.                | Unit          | Notes              |
|-----------|---|------------------|-------------------------|---------------------|---------------|--------------------|
| $V_{OH}$  | Output high voltage — high drive strength<br>• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OH} = -9\text{mA}$  | $V_{DD} - 0.5$   | —                       | —                   | V             |                    |
|           | • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OH} = -3\text{mA}$  | $V_{DD} - 0.5$   | —                       | —                   | V             |                    |
| $V_{OL}$  | Output high voltage — low drive strength<br>• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OH} = -2\text{mA}$   | $V_{DD} - 0.5$   | —                       | —                   | V             |                    |
|           | • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OH} = -0.6\text{mA}$  | $V_{DD} - 0.5$   | —                       | —                   | V             |                    |
| $I_{OHT}$ | Output high current total for all ports   | —                | —                       | 100                 | mA            |                    |
| $I_{OL}$  | Output low voltage — high drive strength<br>• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OL} = 9\text{mA}$  | —                | —                       | 0.5                 | V             | <sup>2</sup>       |
|           | • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OL} = 3\text{mA}$   | —                | —                       | 0.5                 | V             |                    |
| $I_{OLT}$ | Output low voltage — low drive strength<br>• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OL} = 2\text{mA}$   | —                | —                       | 0.5                 | V             |                    |
|           | • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OL} = 0.6\text{mA}$   | —                | —                       | 0.5                 | V             |                    |
| $I_{INA}$ | Input leakage current, analog pins and digital pins configured as analog inputs<br>• $V_{SS} \leq V_{IN} \leq V_{DD}$ <ul style="list-style-type: none"><li>• All pins except EXTAL32, XTAL32, EXTAL, XTAL</li><li>• EXTAL (PTA18) and XTAL (PTA19)</li><li>• EXTAL32, XTAL32</li></ul>             | —<br>—<br>—      | 0.002<br>0.004<br>0.075 | 0.5<br>1.5<br>10    | $\mu\text{A}$ | <sup>3, 4</sup>    |
| $I_{IND}$ | Input leakage current, digital pins<br>• $V_{SS} \leq V_{IN} \leq V_{IL}$ <ul style="list-style-type: none"><li>• All digital pins</li></ul>  | —                | 0.002                   | 0.5                 | $\mu\text{A}$ | <sup>4, 5</sup>    |
|           | • $V_{IN} = V_{DD}$ <ul style="list-style-type: none"><li>• All digital pins except PTD7</li><li>• PTD7</li></ul>   | —<br>—           | 0.002<br>0.004          | 0.5<br>1            | $\mu\text{A}$ |                    |
| $I_{IND}$ | Input leakage current, digital pins<br>• $V_{IL} < V_{IN} < V_{DD}$ <ul style="list-style-type: none"><li>• <math>V_{DD} = 3.6 \text{ V}</math></li><li>• <math>V_{DD} = 3.0 \text{ V}</math></li><li>• <math>V_{DD} = 2.5 \text{ V}</math></li><li>• <math>V_{DD} = 1.7 \text{ V}</math></li></ul> | —<br>—<br>—<br>— | 18<br>12<br>8<br>3      | 26<br>49<br>13<br>6 | $\mu\text{A}$ | <sup>4, 5, 6</sup> |

Table continues on the next page...

**Table 4. Voltage and current operating behaviors (continued)**

| Symbol           | Description  | Min. | Typ. <sup>1</sup> | Max. | Unit | Notes                |
|------------------|--|------|-------------------|------|------|----------------------|
| I <sub>IND</sub> | Input leakage current, digital pins<br>• V <sub>DD</sub> < V <sub>IN</sub> < 5.5 V   | —    | 1                 | 50   | µA   | <a href="#">4, 5</a> |
| Z <sub>IND</sub> | Input impedance examples, digital pins<br>• V <sub>DD</sub> = 3.6 V<br>• V <sub>DD</sub> = 3.0 V<br>• V <sub>DD</sub> = 2.5 V<br>• V <sub>DD</sub> = 1.7 V | —    | —                 | 48   | kΩ   | <a href="#">4, 7</a> |
| R <sub>PU</sub>  | Internal pullup resistors  | 20   | 35                | 50   | kΩ   | <a href="#">8</a>    |
| R <sub>PD</sub>  | Internal pulldown resistors  | 20   | 35                | 50   | kΩ   | <a href="#">9</a>    |

1. Typical values characterized at 25°C and VDD = 3.6 V unless otherwise noted.
2. Open drain outputs must be pulled to V<sub>DD</sub>.
3. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
4. Digital pins have an associated GPIO port function and have 5V tolerant inputs, except EXTAL and XTAL.
5. Internal pull-up/pull-down resistors disabled.
6. Characterized, not tested in production.
7. Examples calculated using V<sub>IL</sub> relation, V<sub>DD</sub>, and max I<sub>IND</sub>: Z<sub>IND</sub>=V<sub>IL</sub>/I<sub>IND</sub>. This is the impedance needed to pull a high signal to a level below V<sub>IL</sub> due to leakage when V<sub>IL</sub> < V<sub>IN</sub> < V<sub>DD</sub>. These examples assume signal source low = 0 V.
8. Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and Vinput = V<sub>SS</sub>
9. Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and Vinput = V<sub>DD</sub>



## 5.2.4 Power mode transition operating behaviors

All specifications except t<sub>POR</sub>, and VLLSx→RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI

**Table 5. Power mode transition operating behaviors**

| Symbol    | Description  | Min. | Max.                                 | Unit | Notes |
|-----------|--|------|--------------------------------------|------|-------|
| $t_{POR}$ | After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. <ul style="list-style-type: none"><li>• <math>V_{DD}</math> slew rate <math>\geq 5.7 \text{ kV/s}</math></li><li>• <math>V_{DD}</math> slew rate <math>&lt; 5.7 \text{ kV/s}</math></li></ul> | —    | 300<br>1.7 V / ( $V_{DD}$ slew rate) | μs   | 1     |
|           | • VLLS1 → RUN  | —    | 134                                  | μs   |       |
|           | • VLLS2 → RUN  | —    | 96                                   | μs   |       |
|           | • VLLS3 → RUN  | —    | 96                                   | μs   |       |
|           | • LLS → RUN  | —    | 6.2                                  | μs   |       |
|           | • VLPS → RUN   | —    | 5.9                                  | μs   |       |
|           | • STOP → RUN   | —    | 5.9                                  | μs   |       |

1. Normal boot (FTFL\_OPT[LPBOOT]=1)

## 5.2.5 Power consumption operating behaviors

**Table 6. Power consumption operating behaviors**

| Symbol         | Description   | Min.        | Typ.           | Max.           | Unit           | Notes |
|----------------|---|-------------|----------------|----------------|----------------|-------|
| $I_{DDA}$      | Analog supply current   | —           | —              | See note       | mA             | 1     |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks disabled, code executing from flash <ul style="list-style-type: none"><li>• @ 1.8V</li><li>• @ 3.0V</li></ul>  | —<br>—      | 45<br>47       | 70<br>72       | mA<br>mA       | 2     |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks enabled, code executing from flash <ul style="list-style-type: none"><li>• @ 1.8V</li><li>• @ 3.0V<ul style="list-style-type: none"><li>• @ 25°C</li><li>• @ 125°C</li></ul></li></ul> | —<br>—<br>— | 61<br>63<br>72 | 85<br>71<br>87 | mA<br>mA<br>mA | 3, 4  |
| $I_{DD\_WAIT}$ | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled  | —           | 35             | —              | mA             | 2     |
| $I_{DD\_WAIT}$ | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled   | —           | 15             | —              | mA             | 5     |
| $I_{DD\_VLPR}$ | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled   | —           | N/A            | —              | mA             | 6     |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol                | Description  | Min.        | Typ.                 | Max.                | Unit | Notes |
|-----------------------|--|-------------|----------------------|---------------------|------|-------|
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled                         | —           | N/A                  | —                   | mA   | 7     |
| I <sub>DD_VLPW</sub>  | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled                       | —           | N/A                  | —                   | mA   | 8     |
| I <sub>DD_STOP</sub>  | Stop mode current at 3.0 V<br>• @ -40 to 25°C<br>• @ 70°C<br>• @ 105°C                           | —<br>—<br>— | 0.59<br>2.26<br>5.94 | 1.4<br>7.9<br>19.2  | mA   |       |
| I <sub>DD_VLPS</sub>  | Very-low-power stop mode current at 3.0 V<br>• @ -40 to 25°C<br>• @ 70°C<br>• @ 105°C            | —<br>—<br>— | 93<br>520<br>1350    | 435<br>2000<br>4000 | μA   |       |
| I <sub>DD_LLS</sub>   | Low leakage stop mode current at 3.0 V<br>• @ -40 to 25°C<br>• @ 70°C<br>• @ 105°C               | —<br>—<br>— | 4.8<br>28<br>126     | 20<br>68<br>270     | μA   | 9     |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V<br>• @ -40 to 25°C<br>• @ 70°C<br>• @ 105°C        | —<br>—<br>— | 3.1<br>17<br>82      | 8.9<br>35<br>148    | μA   | 9     |
| I <sub>DD_VLLS2</sub> | Very low-leakage stop mode 2 current at 3.0 V<br>• @ -40 to 25°C<br>• @ 70°C<br>• @ 105°C        | —<br>—<br>— | 2.2<br>7.1<br>41     | 5.4<br>12.5<br>125  | μA   |       |
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V<br>• @ -40 to 25°C<br>• @ 70°C<br>• @ 105°C        | —<br>—<br>— | 2.1<br>6.2<br>30     | 7.6<br>13.5<br>46   | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current with RTC and 32kHz disabled at 3.0 V<br>• @ -40 to 25°C<br>• @ 70°C<br>• @ 105°C | —<br>—<br>— | 0.33<br>0.60<br>1.97 | 0.39<br>0.78<br>2.9 | μA   |       |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**


| Symbol               | Description  | Min. | Typ. | Max. | Unit | Notes |
|----------------------|--|------|------|------|------|-------|
| I <sub>DD_VBAT</sub> | Average current when CPU is not accessing RTC registers <ul style="list-style-type: none"> <li>• @ 1.8V               <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> <li>• @ 3.0V               <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> </ul> | —    | 0.71 | 0.81 | µA   | 10    |
|                      |  | —    | 1.01 | 1.3  | µA   |       |
|                      |  | —    | 2.82 | 4.3  | µA   |       |
|                      |  | —    | 0.84 | 0.94 | µA   |       |
|                      |  | —    | 1.17 | 1.5  | µA   |       |
|                      |  | —    | 3.16 | 4.6  | µA   |       |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode. All peripheral clocks disabled.
3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
4. Max values are measured with CPU executing DSP instructions.
5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
6. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
7. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
8. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
9. Data reflects devices with 128 KB of RAM. For devices with 64 KB of RAM, power consumption is reduced by 2 µA. For devices with 32 KB of RAM, power consumption is reduced by 3 µA.
10. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL



**Figure 2. Run mode supply current vs. core frequency**

### 5.2.6 EMC radiated emissions operating behaviors

**Table 7. EMC radiated emissions operating behaviors as measured on 144LQFP and 144MAPBGA packages**

| Symbol              | Description                        | Frequency band (MHz) | 144LQFP | 144MAPBGA | Unit       | Notes |
|---------------------|------------------------------------|----------------------|---------|-----------|------------|-------|
| V <sub>RE1</sub>    | Radiated emissions voltage, band 1 | 0.15–50              | 23      | 12        | dB $\mu$ V | 1 , 2 |
| V <sub>RE2</sub>    | Radiated emissions voltage, band 2 | 50–150               | 27      | 24        | dB $\mu$ V |       |
| V <sub>RE3</sub>    | Radiated emissions voltage, band 3 | 150–500              | 28      | 27        | dB $\mu$ V |       |
| V <sub>RE4</sub>    | Radiated emissions voltage, band 4 | 500–1000             | 14      | 11        | dB $\mu$ V |       |
| V <sub>RE_ICC</sub> | IEC level                          | 0.15–1000            | K       | K         | —          | 2, 3  |

- Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

2.  $V_{DD} = 3.3$  V,  $T_A = 25$  °C,  $f_{OSC} = 12$  MHz (crystal),  $f_{SYS} = 96$  MHz,  $f_{BUS} = 48$  MHz
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*

## 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.freescale.com](http://www.freescale.com).
2. Perform a keyword search for “EMC design.”

## 5.2.8 Capacitance attributes

**Table 8. Capacitance attributes**

| Symbol      | Description                     | Min. | Max. | Unit |
|-------------|---------------------------------|------|------|------|
| $C_{IN\_A}$ | Input capacitance: analog pins  | —    | 7    | pF   |
| $C_{IN\_D}$ | Input capacitance: digital pins | —    | 7    | pF   |

## 5.3 Switching specifications

### 5.3.1 Device clock specifications

**Table 9. Device clock specifications**

| Symbol          | Description           | Min. | Max. | Unit | Notes |
|-----------------|-----------------------|------|------|------|-------|
| Normal run mode |                       |      |      |      |       |
| $f_{SYS}$       | System and core clock | —    | 100  | MHz  |       |
| $f_{BUS}$       | Bus clock             | —    | 50   | MHz  |       |
| $FB\_CLK$       | FlexBus clock         | —    | 50   | MHz  |       |
| $f_{FLASH}$     | Flash clock           | —    | 25   | MHz  |       |
| $f_{LPTMR}$     | LPTMR clock           | —    | 25   | MHz  |       |

### 5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CAN, CMT, and I<sup>2</sup>C signals.

**Table 10. General switching specifications**

| Symbol | Description   | Min. | Max. | Unit             | Notes                |
|--------|---|------|------|------------------|----------------------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path  | 1.5  | —    | Bus clock cycles | <a href="#">1, 2</a> |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path  | 100  | —    | ns               | <a href="#">3</a>    |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path   | 16   | —    | ns               | <a href="#">3</a>    |
|        | External reset pulse width (digital glitch filter disabled)   | 100  | —    | ns               | <a href="#">3</a>    |
|        | Mode select (EZP_CS) hold time after reset deassertion  | 2    | —    | Bus clock cycles |                      |
|        | Port rise and fall time (high drive strength) <ul style="list-style-type: none"> <li>• Slew disabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul> | —    | 12   | ns               | <a href="#">4</a>    |
|        | Port rise and fall time (high drive strength) <ul style="list-style-type: none"> <li>• Slew disabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul> | —    | 6    | ns               |                      |
|        | Port rise and fall time (low drive strength) <ul style="list-style-type: none"> <li>• Slew disabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>  | —    | 36   | ns               |                      |
|        | Port rise and fall time (low drive strength) <ul style="list-style-type: none"> <li>• Slew disabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>  | —    | 24   | ns               |                      |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater synchronous and asynchronous timing must be met.
3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
4. 75 pF load
5. 15 pF load

## 5.4 Thermal specifications

## 5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

| Symbol         | Description              | Min. | Max. | Unit |
|----------------|--------------------------|------|------|------|
| T <sub>J</sub> | Die junction temperature | -40  | 125  | °C   |
| T <sub>A</sub> | Ambient temperature      | -40  | 105  | °C   |

## 5.4.2 Thermal attributes

| Board type        | Symbol            | Description   | 144 LQFP | 144 MAPBGA | Unit | Notes |
|-------------------|-------------------|---|----------|------------|------|-------|
| Single-layer (1s) | R <sub>θJA</sub>  | Thermal resistance, junction to ambient (natural convection)                                    | 45       | 48         | °C/W | 1     |
| Four-layer (2s2p) | R <sub>θJA</sub>  | Thermal resistance, junction to ambient (natural convection)                                    | 36       | 29         | °C/W | 1     |
| Single-layer (1s) | R <sub>θJMA</sub> | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 36       | 38         | °C/W | 1     |
| Four-layer (2s2p) | R <sub>θJMA</sub> | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 30       | 25         | °C/W | 1     |
| —                 | R <sub>θJB</sub>  | Thermal resistance, junction to board   | 24       | 16         | °C/W | 2     |
| —                 | R <sub>θJC</sub>  | Thermal resistance, junction to case  | 9        | 9          | °C/W | 3     |
| —                 | Ψ <sub>JT</sub>   | Thermal characterization parameter, junction to package top outside center (natural convection) | 2        | 2          | °C/W | 4     |

- Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.

## Peripheral operating requirements and behaviors

2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

# 6 Peripheral operating requirements and behaviors

## 6.1 Core modules

### 6.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

| Symbol    | Description              | Min. | Max.                | Unit |
|-----------|--------------------------|------|---------------------|------|
| $T_{cyc}$ | Clock period             |      | Frequency dependent | MHz  |
| $T_{wl}$  | Low pulse width          | 2    | —                   | ns   |
| $T_{wh}$  | High pulse width         | 2    | —                   | ns   |
| $T_r$     | Clock and data rise time | —    | 3                   | ns   |
| $T_f$     | Clock and data fall time | —    | 3                   | ns   |
| $T_s$     | Data setup               | 3    | —                   | ns   |
| $T_h$     | Data hold                | 2    | —                   | ns   |




Figure 3. TRACE\_CLKOUT specifications




Figure 4. Trace data specifications

## 6.1.2 JTAG electricals

**Table 13. JTAG limited voltage range electricals**

| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
|        | Operating voltage  | 2.7  | 3.6  | V    |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul> | 0    | 10   | MHz  |
|        |  | 0    | 25   |      |
|        |  | 0    | 50   |      |
| J2     | TCLK cycle period  | 1/J1 | —    | ns   |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul>      | 50   | —    | ns   |
|        |  | 20   | —    | ns   |
|        |  | 10   | —    | ns   |
| J4     | TCLK rise and fall times   | —    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise   | 0    | —    | ns   |
| J7     | TCLK low to boundary scan output data valid  | —    | 25   | ns   |
| J8     | TCLK low to boundary scan output high-Z  | —    | 25   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise  | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise  | 1    | —    | ns   |
| J11    | TCLK low to TDO data valid   | —    | 17   | ns   |
| J12    | TCLK low to TDO high-Z   | —    | 17   | ns   |
| J13    | TRST assert time   | 100  | —    | ns   |
| J14    | TRST setup time (negation) to TCLK high  | 8    | —    | ns   |


**Table 14. JTAG full voltage range electricals**



| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
|        | Operating voltage  | 1.71 | 3.6  | V    |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul> | 0    | 10   | MHz  |
|        |  | 0    | 20   |      |
|        |  | 0    | 40   |      |
| J2     | TCLK cycle period  | 1/J1 | —    | ns   |

*Table continues on the next page...*

**Table 14. JTAG full voltage range electricals (continued)**

| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
| J3     | TCLK clock pulse width                             |      |      |      |
|        | • Boundary Scan                                    | 50   | —    | ns   |
|        | • JTAG and CJTAG                                   | 25   | —    | ns   |
|        | • Serial Wire Debug                                | 12.5 | —    | ns   |
| J4     | TCLK rise and fall times                           | —    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise | 0    | —    | ns   |
| J7     | TCLK low to boundary scan output data valid        | —    | 25   | ns   |
| J8     | TCLK low to boundary scan output high-Z            | —    | 25   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise        | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise      | 1.4  | —    | ns   |
| J11    | TCLK low to TDO data valid                         | —    | 22.1 | ns   |
| J12    | TCLK low to TDO high-Z                             | —    | 22.1 | ns   |
| J13    | TRST assert time                                   | 100  | —    | ns   |
| J14    | TRST setup time (negation) to TCLK high            | 8    | —    | ns   |

**Figure 5. Test clock input timing**

**Figure 6. Boundary scan (JTAG) timing****Figure 7. Test Access Port timing**