imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





reescale Semiconductor

Data Sheet: Technical Data

K12 Sub-Family

Supports the following: MK12DX128VLF5, MK12DX256VLF5 Features

- Operating Characteristics
 - Voltage range: 1.71 to 3.6 V
 - Flash write voltage range: 1.71 to 3.6 V
 - Temperature range (ambient): -40 to 105°C
- Performance
 - Up to 50 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
- Memories and memory interfaces
 - Up to 256 KB program flash for devices with FlexNVM.
 - 64 KB FlexNVM on FlexMemory devices
 - 4 KB FlexRAM on FlexMemory devices
 - Up to 64 KB RAM
 - Serial programming interface (EzPort)
- Clocks
 - 3 to 32 MHz crystal oscillator
 - 32 kHz crystal oscillator
 - Multi-purpose clock generator
- System peripherals
 - Multiple low-power modes to provide power optimization based on application requirements
 - 16-channel DMA controller, supporting up to 63 request sources
 - External watchdog monitor
 - Software watchdog
 - Low-leakage wakeup unit

K12P48M50SF4

- Security and integrity modules - Hardware CRC module to support fast cyclic
 - redundancy checks
 - 128-bit unique identification (ID) number per chip
- Human-machine interface
 - General-purpose input/output
- Analog modules
 - 16-bit SAR ADC
 - Two analog comparators (CMP) containing a 6-bit DAC and programmable reference input
 - Voltage reference
- Timers
 - Programmable delay block
 - Eight-channel motor control/general purpose/PWM timer
 - Two 2-channel general purpose timers, one with quadrature decoder functionality
 - Periodic interrupt timers
 - 16-bit low-power timer
 - Carrier modulator transmitter
 - Real-time clock
- Communication interfaces
 - USB Device Charger detect
 - SPI module
 - I2C module
 - Four UART modules
 - I2S module

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.



© 2012–2013 Freescale Semiconductor, Inc.



Table of Contents

1	Orde	Ordering parts3			
	1.1	Determ	ining valid orderable parts3		
2	Part	identific	cation3		
	2.1	Descrip	otion3		
	2.2	Format			
	2.3	Fields.			
	2.4	Examp	le4		
	2.5	Small p	backage marking4		
3	Terr	ninology	y and guidelines5		
	3.1	Definiti	on: Operating requirement5		
	3.2	Definiti	on: Operating behavior5		
	3.3	Definiti	on: Attribute6		
	3.4	Definiti	on: Rating6		
	3.5	Result	of exceeding a rating7		
	3.6	Relatio	nship between ratings and operating		
		require	ments7		
	3.7	Guideli	nes for ratings and operating requirements8		
	3.8	Definiti	on: Typical value8		
	3.9	Typical	value conditions9		
4	Rati	ngs			
	4.1	Thermal handling ratings9			
	4.2	Moistu	re handling ratings10		
	4.3	ESD ha	andling ratings10		
	4.4	Voltage	e and current operating ratings10		
5	Gen	eral			
	5.1	AC ele	ctrical characteristics11		
	5.2	Nonsw	itching electrical specifications11		
		5.2.1	Voltage and current operating requirements11		
		5.2.2	LVD and POR operating requirements12		
		5.2.3	Voltage and current operating behaviors13		
		5.2.4	Power mode transition operating behaviors13		
		5.2.5	Power consumption operating behaviors14		
		5.2.6	EMC radiated emissions operating behaviors18		
		5.2.7	Designing with radiated emissions in mind19		
		5.2.8	Capacitance attributes19		
	5.3	Switchi	ing specifications19		
		5.3.1	Device clock specifications		

		5.3.2	General switching specifications20			
	5.4	Therm	al specifications20			
		5.4.1	Thermal operating requirements21			
		5.4.2	Thermal attributes21			
6	6 Peripheral operating requirements and behaviors					
	6.1	Core n	nodules22			
		6.1.1	JTAG electricals22			
	6.2	Syster	n modules25			
	6.3	Clock	modules25			
		6.3.1	MCG specifications25			
		6.3.2	Oscillator electrical specifications27			
		6.3.3	32 kHz oscillator electrical characteristics			
	6.4	Memo	ries and memory interfaces30			
		6.4.1	Flash electrical specifications			
		6.4.2	EzPort switching specifications			
	6.5	Securi	ty and integrity modules34			
	6.6	Analog	J34			
		6.6.1	ADC electrical specifications			
		6.6.2	CMP and 6-bit DAC electrical specifications38			
		6.6.3	Voltage reference electrical specifications41			
	6.7	Timers	s			
	6.8	Comm	unication interfaces42			
		6.8.1	DSPI switching specifications (limited voltage			
			range)42			
		6.8.2	DSPI switching specifications (full voltage range).44			
		6.8.3	I2C switching specifications46			
		6.8.4	UART switching specifications46			
		6.8.5	Normal Run, Wait and Stop mode performance			
			over the full operating voltage range46			
		6.8.6	VLPR, VLPW, and VLPS mode performance			
			over the full operating voltage range48			
7	Dim	ensions	s50			
	7.1	Obtain	ing package dimensions50			
8	Pino	out				
	8.1	K12 Si	gnal Multiplexing and Pin Assignments50			
	8.2	8.2 K12 Pinouts				
9	Revision History					





1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK12 and MK12.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
K##	Kinetis family	• K12
A	Key attribute	 D = Cortex-M4 w/ DSP F = Cortex-M4 w/ DSP and FPU
М	Flash memory type	 N = Program flash only X = Program flash and FlexMemory



ran identification

Field	Description	Values
FFF	Program flash memory size	 32 = 32 KB 64 = 64 KB 128 = 128 KB 256 = 256 KB 512 = 512 KB 1M0 = 1 MB 2M0 = 2 MB
R	Silicon revision	 Z = Initial (Blank) = Main A = Revision after main
Т	Temperature range (°C)	 V = -40 to 105 C = -40 to 85
PP	Package identifier	 FM = 32 QFN (5 mm x 5 mm) FT = 48 QFN (7 mm x 7 mm) LF = 48 LQFP (7 mm x 7 mm) LH = 64 LQFP (10 mm x 10 mm) MP = 64 MAPBGA (5 mm x 5 mm) LK = 80 LQFP (12 mm x 12 mm) LL = 100 LQFP (14 mm x 14 mm) MC = 121 MAPBGA (8 mm x 8 mm) LQ = 144 LQFP (20 mm x 20 mm) MD = 144 MAPBGA (13 mm x 13 mm)
СС	Maximum CPU frequency (MHz)	 5 = 50 MHz 7 = 72 MHz 10 = 100 MHz 12 = 120 MHz 15 = 150 MHz 18 = 180 MHz
N	Packaging type	 R = Tape and reel (Blank) = Trays

2.4 Example

This is an example part number:

MK12DX256VLF5

2.5 Small package marking

In an effort to save space, small package devices use special marking on the chip. These markings have the following format:

Q ## C F T PP

This table lists the possible values for each field in the part number for small packages (not all combinations are valid):



Terminology and guidelines

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
С	Speed	• G = 50 MHz
F	Flash memory configuration	 G = 128 KB + Flex H = 256 KB + Flex 9 = 512 KB
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	• MC = 121 MAPBGA

This tables lists some examples of small package marking along with the original part numbers:

Original part number	Alternate part number	
MK12DX256VLF5	M12GHVLF	
MK12DN512VLH5	M12G9VLH	

3 Terminology and guidelines

3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

3.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	0.9	1.1	V



reminology and guidelines

3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
1 ···	Digital I/O weak pullup/ pulldown current	10	130	μA

3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.




3.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	-0.3	1.2	V

3.5 Result of exceeding a rating



3.6 Relationship between ratings and operating requirements





3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:


Symbol	Description	Min.	Тур.	Max.	Unit
	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:







3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	C°
V _{DD}	3.3 V supply voltage	3.3	V

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.



4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V _{DD}	Digital supply voltage	-0.3	3.8	V
I _{DD}	Digital supply current	—	155	mA
V _{DIO}	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3		V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
Ι _D	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V
VREGIN	USB regulator input	-0.3	6.0	V
V _{BAT}	RTC battery supply voltage	-0.3	3.8	V


1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General



5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is V_{IL} + $(V_{IH} - V_{IL})/2$.

Figure 1. Input signal measurement reference

5.2 Nonswitching electrical specifications

5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	3.6	V	
V _{DDA}	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	
V _{BAT}	RTC battery supply voltage	1.71	3.6	V	
V _{IH}	Input high voltage				
	• 2.7 V \leq V _{DD} \leq 3.6 V	$0.7 \times V_{DD}$	_	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				
	• 2.7 V \leq V _{DD} \leq 3.6 V	_	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$		V	
I _{ICIO}	I/O pin DC injection current — single pin				1
	 V_{IN} < V_{SS}-0.3V (Negative current injection) 			mA	
	 V_{IN} > V_{DD}+0.3V (Positive current injection) 	-3	—		
		—	+3		



Symbol	Description	Min.	Max.	Unit	Notes
I _{ICcont}	 Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins Negative current injection Positive current injection 	-25 —	 +25	mA	
V _{RAM}	V_{DD} voltage required to retain RAM	1.2	_	V	
V _{RFVBAT}	V_{BAT} voltage required to retain the VBAT register file	V _{POR_VBAT}		V	

Table 1. Voltage and current operating requirements (continued)

1. All analog pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is less than V_{AIO_MIN} or greater than V_{AIO_MAX} , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $R=(V_{AIO_MIN}-V_{IN})/|I_{ICAIO}|$. The positive injection current limiting resistor is calculated as $R=(V_{AIO_MIN}-V_{IN})/|I_{ICAIO}|$. Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.

5.2.2 LVD and POR operating requirements

Table 2. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V_{LVW1H}	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V_{LVW2H}	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V _{LVW3H}	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
$V_{\rm LVW4H}$	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	80	_	mV	
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V_{LVW1L}	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V_{LVW2L}	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V _{LVW3L}	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V_{LVW4L}	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	_	60	-	mV	
V_{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	



1. Rising threshold is the sum of falling threshold and hysteresis voltage

	•		•			
Symbol	Description	Min.	Тур.	Max.	Unit	Notes
VPOR VBAT	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

Table 3. VBAT power operating requirements

5.2.3 Voltage and current operating behaviors Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{OH}	Output high voltage — high drive strength				
on	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$, $I_{\text{OH}} = -9 \text{ mA}$	V _{DD} – 0.5	_	v	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -3 \text{ mA}$	V _{DD} – 0.5	_	v	
	Output high voltage — low drive strength				
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -2 mA	V _{DD} – 0.5	_	v	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -0.6 mA	V _{DD} – 0.5	—	v	
I _{OHT}	Output high current total for all ports	_	100	mA	
V _{OL}	Output low voltage — high drive strength				
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 9 mA	_	0.5	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 3 mA	_	0.5	v	
	Output low voltage — low drive strength				
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 2 mA	_	0.5	v	
	• 1.71 V \leq V_{DD} \leq 2.7 V, I_{OL} = 0.6 mA	_	0.5	v	
I _{OLT}	Output low current total for all ports	_	100	mA	
I _{IN}	Input leakage current (per pin)				
	@ full temperature range	_	1.0	μA	1
	• @ 25 °C	_	0.1	μΑ	
I _{OZ}	Hi-Z (off-state) leakage current (per pin)	_	1	μA	
I _{OZ}	Total Hi-Z (off-state) leakage current (all input pins)	_	4	μΑ	
R _{PU}	Internal pullup resistors	22	50	kΩ	2
R _{PD}	Internal pulldown resistors	22	50	kΩ	3

1. Tested by ganged leakage method

- 2. Measured at Vinput = V_{SS}
- 3. Measured at Vinput = V_{DD}



General

5.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 50 MHz
- Bus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.			μs	1
	• 1.71 V/(V _{DD} slew rate) $\leq 300 \mu s$	—	300		
	 1.71 V/(V_{DD} slew rate) > 300 μs 	—	1.7 V / (V _{DD} slew rate)		
	VLLS0 → RUN	_	135	μs	
	• VLLS1 → RUN	_	135	μs	
	VLLS2 → RUN	_	85	μs	
	VLLS3 → RUN	_	85	μs	
	• LLS → RUN	_	6	μs	
	• VLPS → RUN	_	5.2	μs	
	• STOP → RUN	_	5.2	μs	

1. Normal boot (FTFL_OPT[LPBOOT]=1)

5.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA}	Analog supply current	_	—	See note	mA	1
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 1.8 V	_	12.98	14	mA	
	• @ 3.0 V	_	12.93	13.8	mA	



Image: Control of the second secon	Symbol	Description	Min.	Тур.	Max.	Unit	Notes
· @ 3.0 V · · @ 17.04 19.3 mA · @ 125°C 17.01 18.9 mA IoD_WAIT Wait mode high frequency current at 3.0 V - all peripheral clocks disabled 7.95 9.5 mA IoD_WAIT Wait mode reduced frequency current at 3.0 V - all peripheral clocks disabled 5.88 7.4 mA IbD_MAIT Wait mode reduced frequency current at 3.0 V 320 436 µA IbD_STOP Stop mode current at 3.0 V 320 436 µA IbD_VLPR Very-low-power run mode current at 3.0 V - all peripheral clocks disabled 754 µA IbD_VLPR Very-low-power run mode current at 3.0 V - all peripheral clocks enabled 7.33 24.2 µA IbD_VLPR Very-low-power wait mode current at 3.0 V 437 µA IbD_VLPR Very-low-power value docurrent at 3.0 V 7.33 24.2 µA IbD_VLPR Very-low-power value docurrent at 3.0 V 1.11 µA	I _{DD_RUN}						3, 4
· @ 3.0 V · @ 25°C · IT.01 IB.9 mA IbD_WAIT Wait mode high frequency current at 3.0 V - all peripheral clocks disabled 7.95 9.5 mA IbD_WAIT Wait mode reduced frequency current at 3.0 V - all peripheral clocks disabled 7.95 9.5 mA IbD_WAIT Wait mode reduced frequency current at 3.0 V - all peripheral clocks disabled 5.88 7.4 mA IbD_STOP Stop mode current at 3.0 V · @ -40 to 25°C 320 436 µA IbD_VLPR Very-low-power run mode current at 3.0 V - all peripheral clocks disabled 754 µA IbD_VLPR Very-low-power run mode current at 3.0 V - all peripheral clocks enabled 1.1 mA IbD_VLPR Very-low-power run mode current at 3.0 V 437 µA IbD_VLPR Very-low-power run mode current at 3.0 V 437 µA IbD_VLPR Very-low-power run mode current at 3.0 V 7.33 24.2 µA IbD_VLPR		• @ 1.8 V		17.04	10.3	mΔ	
· @ 125°C 17.01 18.9 mA IoD_WAIT Wait mode high frequency current at 3.0 V all peripheral clocks disabled 7.95 9.5 mA IoD_WAIT Wait mode reduced frequency current at 3.0 V all peripheral clocks disabled 5.88 7.4 mA IoD_STOP Stop mode current at 3.0 V · @ -40 to 25°C 320 436 µA IbD_VLPR Wery-low-power run mode current at 3.0 V - eff 50°C 320 436 µA IbD_VLPR Very-low-power run mode current at 3.0 V - all peripheral clocks disabled 754 µA IbD_VLPR Very-low-power run mode current at 3.0 V - all peripheral clocks enabled 7.33 24.2 µA IoD_VLPR Very-low-power stop mode current at 3.0 V 437 µA IoD_VLPR Very-low-power stop mode current at 3.0 V 7.33 24.2 µA IoD_VLPS Very-low-power stop mode current at 3.0 V 7.33 24.2 µA IoD_VLPS Very-low-power stop mode current at 3.0		• @ 3.0 V		17.04	10.0		
· @ 125°C 19.8 21.3 mA IbD_WAIT Wait mode high frequency current at 3.0 V - all peripheral clocks disabled 7.95 9.5 mA IbD_WAIT Wait mode reduced frequency current at 3.0 V - all peripheral clocks disabled 5.88 7.4 mA IbD_STOP Stop mode current at 3.0 V · @ -40 to 25°C · @ 105°C 320 436 436 µA IbD_VLPR Very-low-power run mode current at 3.0 V · @ 105°C 754 µA IbD_VLPR Very-low-power run mode current at 3.0 V - all peripheral clocks disabled 7.33 24.2 µA IbD_VLPR Very-low-power run mode current at 3.0 V 437 µA IbD_VLPR Very-low-power stop mode current at 3.0 V 7.33 24.2 µA IbD_VLPB Very-low-power stop mode current at 3.0 V 7.33 24.2 µA IbD_VLPB Very-low-power stop mode current at 3.0 V 7.33 24.2 µA IbD_VLB2 Very low-leakage stop mode current at 3.0 V <td< td=""><td></td><td>• @ 25°C</td><td></td><td>17.01</td><td>19.0</td><td>m۸</td><td></td></td<>		• @ 25°C		17.01	19.0	m۸	
IbDWAIT Wait mode high frequency current at 3.0 V — all peripheral clocks disabled — 7.95 9.5 mA IbDWAIT Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled — 5.88 7.4 mA IbDSTOP Stop mode current at 3.0 V • @ -40 to 25°C • @ 105°C — 320 436 µA IbDVLPR Very-low-power run mode current at 3.0 V — emipheral clocks disabled — 754 — µA IbDVLPR Very-low-power run mode current at 3.0 V — all peripheral clocks disabled — 7.1 — mA IbDVLPR Very-low-power run mode current at 3.0 V — all peripheral clocks enabled — 1.1 — mA IbDVLPR Very-low-power stop mode current at 3.0 V — 437 — µA IbDVLPR Very-low-power stop mode current at 3.0 V — 7.33 24.2 µA IbDVLPS Very-low-power stop mode current at 3.0 V — 3.14 4.8 4.8 IbDVLS2 Low leakage stop mode current at 3.0 V — 3.14 4.8 µA 4.85		• @ 125°C					
$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	I _{DD_WAIT}		_				2
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I _{DD_WAIT}	Wait mode reduced frequency current at 3.0 V		5.88	7.4	mA	5
IbD_VLPR Very-low-power run mode current at 3.0 V — all peripheral clocks disabled - 754 - µA IbD_VLPR Very-low-power run mode current at 3.0 V — all peripheral clocks disabled - 754 - µA IbD_VLPR Very-low-power run mode current at 3.0 V — all peripheral clocks enabled - 7.33 24.2 µA IbD_VLPW Very-low-power wait mode current at 3.0 V - 437 - µA IbD_VLPW Very-low-power wait mode current at 3.0 V - 437 - µA IbD_VLPS Very-low-power wait mode current at 3.0 V - 437 - µA IbD_VLPS Very-low-power wait mode current at 3.0 V - 7.33 24.2 µA IbD_VLPS Very-low-power bar mode current at 3.0 V - 7.33 24.2 µA IbD_VLS Very-low-power bar mode current at 3.0 V - 3.14 4.8 µA IbD_ULLS Low leakage stop mode current at 3.0 V - - 3.14 4.8 µA IbD_ULLS Very low-leakage stop mode 3 current at	I _{DD_STOP}			320	436	μΑ	
$ \begin{array}{ c c c c c } & & & & & & & & & & & & & & & & & & &$							
Image: Image		• @ 70°C					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		• @ 105°C					
DD_VLPW Very-low-power wait mode current at 3.0 V — 437 — μA IDD_VLPW Very-low-power stop mode current at 3.0 V — 7.33 24.2 μA IDD_VLPS Very-low-power stop mode current at 3.0 V — 7.33 24.2 μA IDD_VLPS Very-low-power stop mode current at 3.0 V — 7.33 24.2 μA IDD_VLPS Very-low-power stop mode current at 3.0 V — 7.33 24.2 μA IDD_ULS Low leakage stop mode current at 3.0 V — 7.33 24.2 μA IDD_LLS Low leakage stop mode current at 3.0 V — 3.14 4.8 μA IDD_LLS Low leakage stop mode current at 3.0 V — 3.14 4.8 μA IDD_VLLS2 Very low-leakage stop mode 3 current at 3.0 V — 2.19 3.4 μA IDD_VLLS2 Very low-leakage stop mode 2 current at 3.0 V — 2.19 3.4 μA IDD_VLLS2 Very low-leakage stop mode 2 current at 3.0 V — 1.77 3.1 μA	I _{DD_VLPR}		_		_	μΑ	6
IbD_VLPS Very-low-power stop mode current at 3.0 V - 7.33 24.2 μA IbD_VLPS · @ -40 to 25°C · @ 50°C · 14 32 28 48 110 280 14 32 · · · · · · · · · · · · · · · · · · ·	I _{DD_VLPR}			1.1		mA	7
$ \frac{1}{100} = \frac{1}{100} + \frac{1}{10} + \frac{1}{100} + \frac{1}$	I _{DD_VLPW}	Very-low-power wait mode current at 3.0 V		437	_	μA	8
$ \begin{array}{ c c c c c c } & & & & & & & & & & & & & & & & & & &$	I _{DD_VLPS}		_	7.33	24.2	μΑ	
• @ 105°C 110 280 48 IDD_LLS Low leakage stop mode current at 3.0 V - 3.14 4.8 μA · @ -40 to 25°C · @ 50°C 6.48 28.3 - · @ 70°C · @ 105°C 13.85 44.6 - IDD_VLLS3 Very low-leakage stop mode 3 current at 3.0 V - 2.19 3.4 μA IDD_VLLS3 Very low-leakage stop mode 3 current at 3.0 V - 2.19 3.4 μA IDD_VLLS3 Very low-leakage stop mode 2 current at 3.0 V - 2.19 3.4 μA IDD_VLLS3 Very low-leakage stop mode 2 current at 3.0 V - 1.77 3.1 μA IDD_VLLS2 Very low-leakage stop mode 2 current at 3.0 V - 1.77 3.1 μA IDD_VLLS2 Very low-leakage stop mode 2 current at 3.0 V - 1.77 3.1 μA IDD_VLLS2 Very low-leakage stop mode 2 current at 3.0 V - 1.77 3.1 μA IDD_VLLS2 Very low-leakage stop mode 2 current at 3.0 V - 1.77 3.1 μA IDD_VCLS3 IDD_OC IDD_OC </td <td></td> <td></td> <td></td> <td>14</td> <td>32</td> <td></td> <td></td>				14	32		
$ \begin{array}{ c c c c c c } \hline & 110 & 280 & & & & & \\ \hline & 10D_LLS \\ \hline & UDD_LLS \\ & 0 & -40 \text{ to } 25^{\circ}\text{C} & & & & & & & \\ & 0 & 50^{\circ}\text{C} & & & & & & \\ & 0 & 70^{\circ}\text{C} & & & & & & & \\ & 0 & 105^{\circ}\text{C} & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ \hline & & & &$				28	48		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		• @ 105 C		110	280		
$ \begin{bmatrix} & 0 & -40 \text{ to } 25^{\circ}\text{C} \\ & 0 & 50^{\circ}\text{C} \\ & 0 & 70^{\circ}\text{C} \\ & 0 & 105^{\circ}\text{C} \\ & 0 & 105^{\circ}\text{C} \end{bmatrix} = \begin{bmatrix} 6.48 & 28.3 \\ & 13.85 & 44.6 \\ & 55.53 & 71.3 \end{bmatrix} $	I _{DD_LLS}		_	3.14	4.8	μA	
$ \begin{array}{ c c c c c } & & & & & & & & & & & & & & & & & & &$							
$ \begin{bmatrix} 1 & 0 & 105^{\circ}C & 55.53 & 71.3 & \\ 1_{DD_VLLS3} & Very low-leakage stop mode 3 current at 3.0 V & - & 2.19 & 3.4 & \mu A \\ & 0 & -40 to 25^{\circ}C & 4.35 & 4.35 & \\ & 0 & 70^{\circ}C & 8.92 & 24.6 & \\ & 0 & 105^{\circ}C & 35.33 & 45.3 & \\ \end{bmatrix} $		• @ 70°C					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		• @ 105°C					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{DD_VLLS3}	Very low-leakage stop mode 3 current at 3.0 V				μA	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
• @ 105°C 35.33 45.3 μA I _{DD_VLLS2} Very low-leakage stop mode 2 current at 3.0 V - 1.77 3.1 μA • @ -40 to 25°C - 2.81 13.8 - - • @ 70°C 5.20 22.3 - - - -							
I _{DD_VLLS2} Very low-leakage stop mode 2 current at 3.0 V — 1.77 3.1 μA • @ -40 to 25°C • @ 50°C 2.81 13.8 – • @ 70°C 5.20 22.3 –							
• @ -40 to 25°C • @ 50°C • @ 70°C 5 20 22 3	I _{DD_VLLS2}					μA	
• @ 70°C 5 20 22 3							
		• @ 70°C		5.20	22.3		
• @ 105°C		• @ 105°C					

Table 6. Power consumption operating behaviors (continued)



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0 V • @ -40 to 25°C	—	1.03	1.8	μA	
	• @ 50°C		1.92	7.5		
	• @ 70°C • @ 105°C		4.03	15.9		
			17.43	28.7		
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled	_	0.543	1.1	μA	
	• @ -40 to 25°C		1.36	7.58		
	• @ 50°C • @ 70°C		3.39	14.3		
	• @ 105°C		16.52	24.1		
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled	_	0.359	0.95	μA	
	 @ -40 to 25°C 		1.03	6.8		
	• @ 50°C • @ 70°C		2.87	15.4		
	• @ 105°C		15.20	25.3		
I _{DD_VBAT}	Average current when CPU is not accessing RTC registers at 3.0 V	_	0.91	1.1	μA	9
	• @ –40 to 25°C		1.1	1.35		
	• @ 50°C • @ 70°C		1.5	1.85		
	• @ 105°C		4.3	5.7		

 Table 6. Power consumption operating behaviors (continued)

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 50 MHz core and system clock, 25 MHz bus clock, and 25 MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
- 3. 50 MHz core and system clock, 25 MHz bus clock, and 25 MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled, and peripherals are in active operation.
- 4. Max values are measured with CPU executing DSP instructions
- 5. 25 MHz core and system clock, 25 MHz bus clock, and 12.5 MHz flash clock. MCG configured for FEI mode.
- 6. 4 MHz core, system, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 4 MHz core, system, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 4 MHz core, system, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Includes 32 kHz oscillator current and RTC operation.

5.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL



General




Figure 2. Run mode supply current vs. core frequency



General




Figure 3. VLPR mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors Table 7. EMC radiated emissions operating behaviors 1

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	19	dBµV	2, 3
V _{RE2}	Radiated emissions voltage, band 2	50–150	21	dBµV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	19	dBµV	
V _{RE4}	Radiated emissions voltage, band 4	500-1000	11	dBµV	1
V_{RE_IEC}	IEC level	0.15–1000	L	—	3, 4

1. This data was collected on a MK20DN128VLH5 64pin LQFP device.

2. Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

K12 Sub-Family Data Sheet, Rev. 4, 08/2013.



- 3. $V_{DD} = 3.3 \text{ V}, T_A = 25 \text{ °C}, f_{OSC} = 12 \text{ MHz} \text{ (crystal)}, f_{SYS} = 48 \text{ MHz}, f_{BUS} = 48 \text{ MHz}$
- 4. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN_A}	Input capacitance: analog pins	—	7	pF
C _{IN_D}	Input capacitance: digital pins	—	7	pF

5.3 Switching specifications

5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mod	Э		•	
f _{SYS}	System and core clock	—	50	MHz	
f _{BUS}	Bus clock	_	50	MHz	
f _{FLASH}	Flash clock	_	25	MHz	
f _{LPTMR}	LPTMR clock	_	25	MHz	
	VLPR mode ¹				
f _{SYS}	System and core clock	_	4	MHz	
f _{BUS}	Bus clock	_	4	MHz	
f _{FLASH}	Flash clock	_	1	MHz	
f _{ERCLK}	External reference clock	_	16	MHz	
f _{LPTMR_pin}	LPTMR clock	_	25	MHz	
f _{LPTMR_ERCLK}	LPTMR external reference clock	_	16	MHz	
f _{I2S_MCLK}	I2S master clock	_	12.5	MHz	
f _{I2S_BCLK}	I2S bit clock	_	4	MHz	

K12 Sub-Family Data Sheet, Rev. 4, 08/2013.



General

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

5.3.2 General switching specifications

These general purpose specifications apply to all pins configured for:

- GPIO signaling
- Other peripheral module signaling not explicitly stated elsewhere

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	-	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	-	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	50	-	ns	3
	External reset pulse width (digital glitch filter disabled)	100	_	ns	3
	Port rise and fall time (high drive strength)				4
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	13	ns	
	• $2.7 \le V_{DD} \le 3.6V$	—	7	ns	
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	36	ns	
	• $2.7 \le V_{DD} \le 3.6V$		24	ns	
	Port rise and fall time (low drive strength)				5
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	12	ns	
	• $2.7 \le V_{DD} \le 3.6V$	—	6	ns	
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	_	36	ns	
	• $2.7 \le V_{DD} \le 3.6V$	—	24	ns	

 Table 10. General switching specifications

- 1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
- 4. 75 pF load
- 5. 15 pF load



5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T _A	Ambient temperature	-40	105	°C

5.4.2 Thermal attributes

Board type	Symbol	Description	48 LQFP	Unit	Notes
Single-layer (1s)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	70	°C/W	1, 2
Four-layer (2s2p)	R _{eJA}	Thermal resistance, junction to ambient (natural convection)	47	°C/W	1, 3
Single-layer (1s)	R _{ejma}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	58	°C/W	1,3
Four-layer (2s2p)	R _{ejma}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	40	°C/W	1,3
_	R _{θJB}	Thermal resistance, junction to board	24	°C/W	4
—	R _{θJC}	Thermal resistance, junction to case	18	°C/W	5
_	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	3	°C/W	6

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. For the LQFP, the board meets the JESD51-3 specification. For the MAPBGA, the board meets the JESD51-9 specification.

K12 Sub-Family Data Sheet, Rev. 4, 08/2013.



rempheral operating requirements and behaviors

- 3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions Forced Convection (Moving Air)* with the board horizontal.
- 4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
- 5. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 6. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air).

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 JTAG electricals

Table 12. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	25	
	Serial Wire Debug	0	50	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	20	_	ns
	Serial Wire Debug	10	_	ns
J4	TCLK rise and fall times		3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	0	_	ns
J7	TCLK low to boundary scan output data valid	—	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns
J11	TCLK low to TDO data valid	—	17	ns
J12	TCLK low to TDO high-Z		17	ns
J13	TRST assert time	100	—	ns
J14	TRST setup time (negation) to TCLK high	8	—	ns



Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
	Serial Wire Debug	0	40	
J2	TCLK cycle period	1/J1		ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	25	_	ns
	Serial Wire Debug	12.5	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	0	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z		25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	—	ns
J11	TCLK low to TDO data valid	—	22.1	ns
J12	TCLK low to TDO high-Z		22.1	ns
J13	TRST assert time	100		ns
J14	TRST setup time (negation) to TCLK high	8		ns

 Table 13. JTAG full voltage range electricals






Figure 4. Test clock input timing










K12 Sub-Family Data Sheet, Rev. 4, 08/2013.



Peripheral operating requirements and behaviors





6.2 System modules

There are no specifications necessary for the device's system modules.

6.3 Clock modules

6.3.1 MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	_	32.768	—	kHz	
f _{ints_t}	Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz	
$\Delta_{fdco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1
$\Delta f_{dco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only	_	± 0.2	± 0.5	%f _{dco}	1
Δf_{dco_t}	Total deviation of trimmed average DCO output frequency over voltage and temperature	—	+0.5/-0.7	± 2	%f _{dco}	1, 2
Δf_{dco_t}	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	_	± 0.3	±1	%f _{dco}	1, 2
f _{intf_ft}	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	_	4	—	MHz	
f _{intf_t}	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	_	5	MHz	
f _{loc_low}	Loss of external clock minimum frequency — RANGE = 00	(3/5) x f _{ints_t}	_	—	kHz	
f _{loc_high}	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) x f _{ints_t}	_	—	kHz	

Table 14. MCG specifications