

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China








Freescale Semiconductor







K20 Sub-Family

Supports the following: MK20DN32VFM5, MK20DX32VFM5, MK20DN64VFM5, MK20DX64VFM5, MK20DN128VFM5, MK20DX128VFM5

Features

- Operating Characteristics
 - Voltage range: 1.71 to 3.6 V
 - Flash write voltage range: 1.71 to 3.6 V
 - Temperature range (ambient): -40 to 105°C

Performance

- Up to 50 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
- Memories and memory interfaces
 - Up to 128 KB program flash.
 - Up to 32 KB FlexNVM on FlexMemory devices
 - 2 KB FlexRAM on FlexMemory devices
 - Up to 16 KB RAM
 - Serial programming interface (EzPort)

Clocks

- 3 to 32 MHz crystal oscillator
- 32 kHz crystal oscillator
- Multi-purpose clock generator

• System peripherals

- Multiple low-power modes to provide power optimization based on application requirements
- 4-channel DMA controller, supporting up to 41 request sources
- External watchdog monitor
- Software watchdog
- Low-leakage wakeup unit

K20P32M50SF0



- Security and integrity modules
 - Hardware CRC module to support fast cyclic redundancy checks
 - 128-bit unique identification (ID) number per chip
- Analog modules
 - 16-bit SAR ADC
 - Two analog comparators (CMP) containing a 6-bit DAC and programmable reference input
- Timers
 - Programmable delay block
 - Eight-channel motor control/general purpose/PWM
 - Two-channel quadrature decoder/general purpose
 - Periodic interrupt timers
 - 16-bit low-power timer
 - Carrier modulator transmitter
 - Real-time clock
- Communication interfaces
 - USB full-/low-speed On-the-Go controller with onchip transceiver
 - SPI module
 - I2C module
 - Two UART modules
 - I2S module

Table of Contents

1 Ord	dering parts3	5.4	Therm	al specifications	21
1.1	Determining valid orderable parts3		5.4.1	Thermal operating requirements	21
2 Pai	rt identification3		5.4.2	Thermal attributes	21
2.1	Description3	6 Peri	pheral (operating requirements and behaviors	22
2.2	Format3	6.1	Core n	nodules	22
2.3	Fields3		6.1.1	JTAG electricals	22
2.4	Example4	6.2	Systen	n modules	25
3 Ter	rminology and guidelines4	6.3	Clock	modules	25
3.1	Definition: Operating requirement4		6.3.1	MCG specifications	25
3.2	Definition: Operating behavior5		6.3.2	Oscillator electrical specifications	27
3.3	Definition: Attribute5		6.3.3	32 kHz Oscillator Electrical Characteristics	29
3.4	Definition: Rating6	6.4	Memor	ries and memory interfaces	30
3.5	Result of exceeding a rating6		6.4.1	Flash electrical specifications	30
3.6	Relationship between ratings and operating		6.4.2	EzPort Switching Specifications	34
	requirements6	6.5	Securit	ty and integrity modules	35
3.7	Guidelines for ratings and operating requirements7	6.6	Analog	J	35
3.8	Definition: Typical value7		6.6.1	ADC electrical specifications	35
3.9	Typical value conditions8		6.6.2	CMP and 6-bit DAC electrical specifications	40
4 Ra	tings9	6.7	Timers	š	43
4.1	Thermal handling ratings9	6.8	Comm	unication interfaces	43
4.2	Moisture handling ratings9		6.8.1	USB electrical specifications	43
4.3	ESD handling ratings9		6.8.2	USB DCD electrical specifications	43
4.4	Voltage and current operating ratings9		6.8.3	USB VREG electrical specifications	44
5 Ge	neral10		6.8.4	DSPI switching specifications (limited voltage	
5.1	AC electrical characteristics10			range)	44
5.2	Nonswitching electrical specifications11		6.8.5	DSPI switching specifications (full voltage range	ge).46
	5.2.1 Voltage and current operating requirements11		6.8.6	I2C switching specifications	48
	5.2.2 LVD and POR operating requirements11		6.8.7	UART switching specifications	48
	5.2.3 Voltage and current operating behaviors12		6.8.8	I2S/SAI Switching Specifications	48
	5.2.4 Power mode transition operating behaviors13	6.9	Humar	n-machine interfaces (HMI)	52
	5.2.5 Power consumption operating behaviors14		6.9.1	TSI electrical specifications	52
	5.2.6 EMC radiated emissions operating behaviors18	7 Dim	ensions	3	54
	5.2.7 Designing with radiated emissions in mind19	7.1	Obtain	ing package dimensions	54
	5.2.8 Capacitance attributes19	8 Pind	out		54
5.3	Switching specifications19	8.1	K20 Si	gnal Multiplexing and Pin Assignments	54
	5.3.1 Device clock specifications19	8.2	K20 Pi	nouts	55
	5.3.2 General switching specifications20	9 Rev	ision Hi	story	56

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to http://www.freescale.com and perform a part number search for the following device numbers: PK20 and MK20.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
K##	Kinetis family	• K20
А	Key attribute	 D = Cortex-M4 w/ DSP F = Cortex-M4 w/ DSP and FPU
М	Flash memory type	 N = Program flash only X = Program flash and FlexMemory

Terminology and guidelines

Field	Description	Values
FFF	Program flash memory size	 32 = 32 KB 64 = 64 KB 128 = 128 KB 256 = 256 KB 512 = 512 KB 1M0 = 1 MB
R	Silicon revision	 Z = Initial (Blank) = Main A = Revision after main
Т	Temperature range (°C)	 V = -40 to 105 C = -40 to 85
PP	Package identifier	 FM = 32 QFN (5 mm x 5 mm) FT = 48 QFN (7 mm x 7 mm) LF = 48 LQFP (7 mm x 7 mm) LH = 64 LQFP (10 mm x 10 mm) MP = 64 MAPBGA (5 mm x 5 mm) LK = 80 LQFP (12 mm x 12 mm) MB = 81 MAPBGA (8 mm x 8 mm) LL = 100 LQFP (14 mm x 14 mm) ML = 104 MAPBGA (8 mm x 8 mm) MC = 121 MAPBGA (8 mm x 8 mm) LQ = 144 LQFP (20 mm x 20 mm) MD = 144 MAPBGA (13 mm x 13 mm) MJ = 256 MAPBGA (17 mm x 17 mm)
СС	Maximum CPU frequency (MHz)	 5 = 50 MHz 7 = 72 MHz 10 = 100 MHz 12 = 120 MHz 15 = 150 MHz
N	Packaging type	R = Tape and reel(Blank) = Trays

2.4 Example

This is an example part number:

MK20DN32VFM5

3 Terminology and guidelines

3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	0.9	1.1	V

3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
I _{WP}	Digital I/O weak pullup/ pulldown current	10	130	μΑ

3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

3.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	-0.3	1.2	V

3.5 Result of exceeding a rating



3.6 Relationship between ratings and operating requirements



3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


3.8.1 **Example 1**

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	°C
V_{DD}	3.3 V supply voltage	3.3	V

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	- 55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

^{1.} Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

^{1.} Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V_{DD}	Digital supply voltage	-0.3	3.8	V

^{2.} Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

^{2.} Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

General

Symbol	Description	Min.	Max.	Unit
I _{DD}	Digital supply current	_	155	mA
V _{DIO}	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	V _{DD} + 0.3	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
I _D	Maximum current single pin limit (applies to all port pins)	-25	25	mA
V_{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V
V _{USB_DP}	USB_DP input voltage	-0.3	3.63	V
V _{USB_DM}	USB_DM input voltage	-0.3	3.63	V
VREGIN	USB regulator input	-0.3	6.0	V
V _{BAT}	RTC battery supply voltage	-0.3	3.8	V

^{1.} Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

All digital I/O switching characteristics assume:

- 1. output pins
 - have C_L =30pF loads,
 - are configured for fast slew rate (PORTx_PCRn[SRE]=0), and
 - are configured for high drive strength (PORTx_PCRn[DSE]=1)
- 2. input pins
 - have their passive filter disabled (PORTx_PCRn[PFE]=0)

5.2 Nonswitching electrical specifications

5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	3.6	V	
V_{DDA}	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	
V _{SS} – V _{SSA}	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	٧	
V _{BAT}	RTC battery supply voltage	1.71	3.6	٧	
V _{IH}	Input high voltage				
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• $1.7 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V _{DD} ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	0.06 × V _{DD}	_	V	
I _{ICIO}	I/O pin DC injection current — single pin $ \bullet \ \ V_{IN} < V_{SS} - 0.3V \ (\text{Negative current injection}) $ $ \bullet \ \ V_{IN} > V_{DD} + 0.3V \ (\text{Positive current injection}) $	-3 —	 +3	mA	1
I _{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins • Negative current injection • Positive current injection	-25 —	— +25	mA	
V _{RAM}	V _{DD} voltage required to retain RAM	1.2	_	V	
V _{RFVBAT}	V _{BAT} voltage required to retain the VBAT register file	V _{POR_VBAT}	_	V	

^{1.} All analog pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is greater than V_{AIO_MIN} (=V_{SS}-0.3V) and V_{IN} is less than V_{AIO_MAX}(=V_{DD}+0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V_{AIO_MIN}-V_{IN})/II_{IC}I. The positive injection current limiting resistor is calculated as R=(V_{IN}-V_{AIO_MAX})/II_{IC}I. Select the larger of these two calculated resistances.

5.2.2 LVD and POR operating requirements

Table 2. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V_{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V_{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V_{LVW1H}	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V_{LVW2H}	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V_{LVW3H}	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V_{LVW4H}	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	±80	_	mV	
V_{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V_{LVW1L}	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V_{LVW2L}	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V_{LVM3L}	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V_{LVW4L}	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	_	±60	_	mV	
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

^{1.} Rising thresholds are falling threshold + hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR_VBAT}	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

5.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{OH}	Output high voltage — high drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$, $\text{I}_{OH} = -9 \text{ mA}$	V _{DD} – 0.5	_	V	
	• $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -3 \text{ mA}$	V _{DD} – 0.5	_	V	
	Output high voltage — low drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$, $\text{I}_{OH} = -2 \text{ mA}$	V _{DD} - 0.5	_	V	
	• $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -0.6 \text{ mA}$	V _{DD} – 0.5	_	V	
I _{OHT}	Output high current total for all ports	_	100	mA	
V_{OL}	Output low voltage — high drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 9 \text{ mA}$	_	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 3 \text{ mA}$	_	0.5	V	
	Output low voltage — low drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 2 \text{ mA}$	_	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 0.6 \text{ mA}$	_	0.5	V	
I _{OLT}	Output low current total for all ports	_	100	mA	
I _{IN}	Input leakage current (per pin)				
	@ full temperature range	_	1.0	μΑ	1
	• @ 25 °C	_	0.1	μΑ	
I _{OZ}	Hi-Z (off-state) leakage current (per pin)		1	μΑ	
I _{OZ}	Total Hi-Z (off-state) leakage current (all input pins)	_	4	μΑ	
R _{PU}	Internal pullup resistors	22	50	kΩ	2
R _{PD}	Internal pulldown resistors	22	50	kΩ	3

^{1.} Tested by ganged leakage method

5.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 50 MHz
- Bus clock = 50 MHz
- Flash clock = 25 MHz

^{2.} Measured at Vinput = V_{SS}

^{3.} Measured at Vinput = V_{DD}

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	_	300	μs	1
	• VLLS0 → RUN	_	130	μs	
	• VLLS1 → RUN	_	130	μs	
	• VLLS2 → RUN	_	70	μs	
	• VLLS3 → RUN	_	70	μs	
	• LLS → RUN	_	6	μs	
	• VLPS → RUN	_	5.2	μs	
	• STOP → RUN	_	5.2	μs	

^{1.} Normal boot (FTFL_OPT[LPBOOT]=1)

5.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA}	Analog supply current	_	_	See note	mA	1
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash • @ 1.8V • @ 3.0V		13.7 13.9	15.1 15.3	mA mA	2
I _{DD_RUN}	Run mode current — all peripheral clocks enabled, code executing from flash • @ 1.8V	_	16.1	18.2	mA	3, 4
	@ 3.0V @ 25°C @ 125°C	_ _	16.3 16.7	17.7 18.4	mA mA	
I _{DD_WAIT}	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	7.5	8.4	mA	2
I _{DD_WAIT}	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	_	5.6	6.4	mA	5

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	867	_	μА	6
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	1.1	_	mA	7
I _{DD_VLPW}	Very-low-power wait mode current at 3.0 V	_	509	_	μΑ	8
I _{DD_STOP}	Stop mode current at 3.0 V					
	• @ -40 to 25°C	_	310	426	μA	
	• @ 70°C	_	384	458	μΑ	
	• @ 105°C	_	629	1100	μA	
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V					
	• @ –40 to 25°C	_	3.5	22.6	μA	
	• @ 70°C	_	20.7	52.9	μA	
	• @ 105°C	_	85	220	μΑ	
I _{DD_LLS}	Low leakage stop mode current at 3.0 V					
	• @ -40 to 25°C	_	2.1	3.7	μΑ	
	• @ 70°C	_	7.7	43.1	μA	
	• @ 105°C	_	32.2	68	μΑ	
I _{DD_VLLS3}	Very low-leakage stop mode 3 current at 3.0 V					
	• @ -40 to 25°C	_	1.5	2.9	μA	
	• @ 70°C	_	4.8	22.5	μΑ	
	• @ 105°C	_	20	37.8	μΑ	
I _{DD_VLLS2}	Very low-leakage stop mode 2 current at 3.0 V					
	• @ -40 to 25°C	_	1.4	2.8	μΑ	
	• @ 70°C	_	4.1	19.2	μA	
	• @ 105°C	_	17.3	32.4	μΑ	
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0 V					
	• @ -40 to 25°C	_	0.678	1.3	μΑ	
	• @ 70°C	_	2.8	13.6	μΑ	
	• @ 105°C	_	13.6	24.5	μΑ	
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled					
	• @ -40 to 25°C	_	0.367	1.0	μΑ	
	• @ 70°C	_	2.4	13.3	μΑ	
	• @ 105°C	_	13.2	24.1	μΑ	

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled					
	• @ -40 to 25°C	_	0.176	0.859	μΑ	
	• @ 70°C	_	2.2	13.1	μΑ	
	• @ 105°C	_	13	23.9	μΑ	
I _{DD_VBAT}	Average current with RTC and 32kHz disabled at 3.0 V					
	• @ -40 to 25°C	_	0.19	0.22	μA	
	• @ 70°C	_	0.49	0.64	μA	
	• @ 105°C	_	2.2	3.2	μA	
I _{DD_VBAT}	Average current when CPU is not accessing RTC registers					9
	• @ 1.8V					
	• @ -40 to 25°C	_	0.57	0.67	μA	
	• @ 70°C	_	0.90	1.2	μA	
	• @ 105°C	_	2.4	3.5	μA	
	• @ 3.0V				r	
	• @ -40 to 25°C	_	0.67	0.94	μA	
	• @ 70°C	<u> </u>	1.0	1.4	μ Α	
	• @ 105°C	_	2.7	3.9	μA	

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 2. 50MHz core and system clock, 25MHz bus clock, and 25MHz flash clock . MCG configured for FEI mode. All peripheral clocks disabled.
- 3. 50MHz core and system clock, 25MHz bus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled, and peripherals are in active operation.
- 4. Max values are measured with CPU executing DSP instructions
- 5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz flash clock. MCG configured for FEI mode.
- 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Includes 32kHz oscillator current and RTC operation.

5.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode
- USB regulator disabled
- No GPIOs toggled

- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL




Figure 2. Run mode supply current vs. core frequency




Figure 3. VLPR mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors for 64LQFP

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	19	dΒμV	1,2
V _{RE2}	Radiated emissions voltage, band 2	50–150	21	dΒμV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	19	dΒμV	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	11	dΒμV	
V _{RE_IEC}	IEC level	0.15-1000	L	_	2, 3

^{1.} Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported

- emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2. $V_{DD} = 3.3 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $f_{OSC} = 12 \,^{\circ}\text{MHz}$ (crystal), $f_{SYS} = 48 \,^{\circ}\text{MHz}$, $f_{BUS} = 48 \,^{\circ}\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to http://www.freescale.com.
- 2. Perform a keyword search for "EMC design."

5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN_A}	Input capacitance: analog pins	_	7	pF
C _{IN_D}	Input capacitance: digital pins	_	7	pF

5.3 Switching specifications

5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode	9	-	-	
f _{SYS}	System and core clock	_	50	MHz	
f _{SYS_USB}	System and core clock when Full Speed USB in operation	20	_	MHz	
f _{BUS}	Bus clock	_	50	MHz	
f _{FLASH}	Flash clock	_	25	MHz	
f _{LPTMR}	LPTMR clock	_	25	MHz	
	VLPR mode ¹				
f _{SYS}	System and core clock	_	4	MHz	
f _{BUS}	Bus clock	_	4	MHz	

Table 9. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
f _{FLASH}	Flash clock	_	1	MHz	
f _{ERCLK}	External reference clock	_	16	MHz	
f _{LPTMR_pin}	LPTMR clock	_	25	MHz	
f _{LPTMR_ERCLK}	LPTMR external reference clock	_	16	MHz	
f _{I2S_MCLK}	I2S master clock	_	12.5	MHz	
f _{I2S_BCLK}	I2S bit clock	_	4	MHz	

^{1.} The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CMT, and I²C signals.

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	_	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	50	_	ns	3
	External reset pulse width (digital glitch filter disabled)	100	_	ns	3
	Mode select (EZP_CS) hold time after reset deassertion	2	_	Bus clock cycles	
	Port rise and fall time (high drive strength)				4
	Slew disabled				
	• 1.71 ≤ V _{DD} ≤ 2.7V	_	13	ns	
	• 2.7 ≤ V _{DD} ≤ 3.6V	_		ns	
	Slew enabled		7		
	• 1.71 ≤ V _{DD} ≤ 2.7V	_		ns	
	• 2.7 ≤ V _{DD} ≤ 3.6V	_	36	ns	
			24		

Table 10. General switching specifications (continued)

Description	Min.	Max.	Unit	Notes
Port rise and fall time (low drive strength)				5
Slew disabled				
• 1.71 ≤ V _{DD} ≤ 2.7V	_	12	ns	
• 2.7 ≤ V _{DD} ≤ 3.6V	_	6	ns	
Slew enabled				
• 1.71 ≤ V _{DD} ≤ 2.7V	_	36	ns	
• 2.7 ≤ V _{DD} ≤ 3.6V	_	24	ns	
	Port rise and fall time (low drive strength) • Slew disabled • $1.71 \le V_{DD} \le 2.7V$ • $2.7 \le V_{DD} \le 3.6V$ • Slew enabled • $1.71 \le V_{DD} \le 2.7V$	Port rise and fall time (low drive strength) • Slew disabled • $1.71 \le V_{DD} \le 2.7V$ — • $2.7 \le V_{DD} \le 3.6V$ — • Slew enabled • $1.71 \le V_{DD} \le 2.7V$ —	Port rise and fall time (low drive strength) • Slew disabled • $1.71 \le V_{DD} \le 2.7V$ — 12 • $2.7 \le V_{DD} \le 3.6V$ — 6 • Slew enabled • $1.71 \le V_{DD} \le 2.7V$ — 36	Port rise and fall time (low drive strength) • Slew disabled • $1.71 \le V_{DD} \le 2.7V$ — 12 ns • $2.7 \le V_{DD} \le 3.6V$ — 6 ns • Slew enabled • $1.71 \le V_{DD} \le 2.7V$ — 36 ns

This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.

- 2. The greater synchronous and asynchronous timing must be met.
- 3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
- 4. 75pF load
- 5. 15pF load

5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T _J	Die junction temperature	-40	125	°C
T _A	Ambient temperature	-40	105	°C

5.4.2 Thermal attributes

Board type	Symbol	Description	32 QFN	Unit	Notes
Single-layer (1s)	R _{eJA}	Thermal resistance, junction to ambient (natural convection)	94	°C/W	1, 2
Four-layer (2s2p)	R _{eJA}	Thermal resistance, junction to ambient (natural convection)	32	°C/W	1, 3

Peripheral operating requirements and behaviors

Board type	Symbol	Description	32 QFN	Unit	Notes
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./ min. air speed)	78	°C/W	1,3
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	27	°C/W	,
_	R _{0JB}	Thermal resistance, junction to board	12	°C/W	5
_	R _{eJC}	Thermal resistance, junction to case	1.5	°C/W	6
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	6	°C/W	7

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. For the LQFP, the board meets the JESD51-3 specification. For the MAPBGA, the board meets the JESD51-9 specification.
- 3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)* with the board horizontal.
- 5. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
- 6. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 7. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 JTAG electricals

Table 12. JTAG voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V

Table 12. JTAG voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J1	TCLK frequency of operation			MHz
	• JTAG	_	10	
	• CJTAG	_	5	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	• JTAG	100	_	ns
	• CJTAG	200	_	ns
				ns
J4	TCLK rise and fall times	_	1	ns
J5	TMS input data setup time to TCLK rise • JTAG	53	_	ns
	• CJTAG	112	_	
J6	TDI input data setup time to TCLK rise	8	_	ns
J7	TMS input data hold time after TCLK rise • JTAG	3.4	_	ns
	• CJTAG	3.4	_	
J8	TDI input data hold time after TCLK rise	3.4	_	ns
J9	TCLK low to TMS data valid • JTAG	_	48	ns
	• CJTAG	_	85	
J10	TCLK low to TDO data valid	_	48	ns
J11	Output data hold/invalid time after clock edge ¹	_	3	ns

^{1.} They are common for JTAG and CJTAG. Input transition = 1 ns and Output load = 50pf




Figure 4. Test clock input timing




Figure 5. Boundary scan (JTAG) timing




Figure 6. Test Access Port timing




Figure 7. TRST timing

6.2 System modules

There are no specifications necessary for the device's system modules.

6.3 Clock modules

6.3.1 MCG specifications

Table 13. MCG specifications

Description	Min.	Тур.	Max.	Unit	Notes
Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	_	32.768	_	kHz	
Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz	
Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1
Total deviation of trimmed average DCO output frequency over voltage and temperature	_	+0.5/-0.7	± 3	%f _{dco}	1
Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	_	± 0.3	_	%f _{dco}	1
Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	_	4	_	MHz	
Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	_	5	MHz	
Loss of external clock minimum frequency — RANGE = 00	(3/5) x f _{ints_t}	_	_	kHz	
Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) x f _{ints_t}	_	_	kHz	
	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C Internal reference frequency (slow clock) — user trimmed Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM Total deviation of trimmed average DCO output frequency over voltage and temperature Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C Loss of external clock minimum frequency — RANGE = 00 Loss of external clock minimum frequency —	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C Internal reference frequency (slow clock) — user trimmed Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM Total deviation of trimmed average DCO output frequency over voltage and temperature Total deviation of trimmed average DCO output frequency over fixed voltage and temperature Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C Loss of external clock minimum frequency — (3/5) x fints_t Loss of external clock minimum frequency — (16/5) x	Internal reference frequency (slow clock) — 32.768 factory trimmed at nominal VDD and 25 °C Internal reference frequency (slow clock) — user trimmed Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM Total deviation of trimmed average DCO output frequency over voltage and temperature Total deviation of trimmed average DCO output frequency over fixed voltage and temperature Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C Internal reference frequency (fast clock) — 4 factory trimmed at nominal VDD and 25°C Loss of external clock minimum frequency — (3/5) x fints_t Loss of external clock minimum frequency — (16/5) x —	Internal reference frequency (slow clock) —	Internal reference frequency (slow clock) — 32.768 — kHz factory trimmed at nominal VDD and 25 °C Internal reference frequency (slow clock) — user trimmed Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM Total deviation of trimmed average DCO output frequency over voltage and temperature Total deviation of trimmed average DCO output frequency over fixed voltage and temperature Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C Internal reference frequency (fast clock) — 4 — MHz factory trimmed at nominal VDD and 25°C Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C Loss of external clock minimum frequency — (3/5) x — — kHz Loss of external clock minimum frequency — (16/5) x — — kHz