



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



K60P144M120SF3

K60 Sub-Family

Supports the following:

MK60FX512VLQ12,
MK60FN1M0VLQ12,
MK60FX512VMD12,
MK60FN1M0VMD12

Key features

- Operating Characteristics
 - Voltage range: 1.71 to 3.6 V
 - Flash write voltage range: 1.71 to 3.6 V
 - Temperature range (ambient): -40 to 105°C
- Performance
 - Up to 120 MHz ARM® Cortex®-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
- Memories and memory interfaces
 - Up to 1024 KB program flash memory on non-FlexMemory devices
 - Up to 512 KB program flash memory on FlexMemory devices
 - Up to 512 KB FlexNVM on FlexMemory devices
 - 16 KB FlexRAM on FlexMemory devices
 - Up to 128 KB RAM
 - Serial programming interface (EzPort)
 - FlexBus external bus interface
 - NAND flash controller interface
- Clocks
 - 3 to 32 MHz crystal oscillator
 - 32 kHz crystal oscillator
 - Multi-purpose clock generator
- System peripherals
 - Multiple low-power modes to provide power optimization based on application requirements
 - Memory protection unit with multi-master protection
 - 32-channel DMA controller, supporting up to 128 request sources
 - External watchdog monitor
 - Software watchdog
 - Low-leakage wakeup unit
- Security and integrity modules
 - Hardware CRC module to support fast cyclic redundancy checks
 - Hardware random-number generator
 - Hardware encryption supporting DES, 3DES, AES, MD5, SHA-1, and SHA-256 algorithms
 - 128-bit unique identification (ID) number per chip
- Human-machine interface
 - Low-power hardware touch sensor interface (TSI)
 - General-purpose input/output
- Analog modules
 - Four 16-bit SAR ADCs
 - Programmable gain amplifier (PGA) (up to x64) integrated into each ADC
 - Two 12-bit DACs
 - Four analog comparators (CMP) containing a 6-bit DAC and programmable reference input
 - Voltage reference
- Timers
 - Programmable delay block
 - Two 8-channel motor control/general purpose/PWM timers
 - Two 2-channel quadrature decoder/general purpose timers
 - IEEE 1588 timers
 - Periodic interrupt timers
 - 16-bit low-power timer
 - Carrier modulator transmitter
 - Real-time clock

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

- Communication interfaces
 - Ethernet controller with MII and RMII interface to external PHY and hardware IEEE 1588 capability
 - USB high-/full-/low-speed On-the-Go controller with ULPI interface
 - USB full-/low-speed On-the-Go controller with on-chip transceiver
 - USB Device Charger detect (USBDCD)
 - Two Controller Area Network (CAN) modules
 - Three SPI modules
 - Two I2C modules
 - Six UART modules
 - Secure Digital Host Controller (SDHC)
 - Two I2S modules

Table of Contents

1	Ordering parts.....	5	6.2	System modules.....	27
1.1	Determining valid orderable parts.....	5	6.3	Clock modules.....	27
2	Part identification.....	5	6.3.1	MCG specifications.....	27
2.1	Description.....	5	6.3.2	Oscillator electrical specifications.....	30
2.2	Format.....	5	6.3.3	32 kHz oscillator electrical characteristics.....	32
2.3	Fields.....	5	6.4	Memories and memory interfaces.....	32
2.4	Example.....	6	6.4.1	Flash (FTFE) electrical specifications.....	32
3	Terminology and guidelines.....	6	6.4.2	EzPort switching specifications.....	37
3.1	Definitions.....	6	6.4.3	NFC specifications.....	38
3.2	Examples.....	6	6.4.4	Flexbus switching specifications.....	41
3.3	Typical-value conditions.....	7	6.5	Security and integrity modules.....	44
3.4	Relationship between ratings and operating requirements.....	7	6.6	Analog.....	44
3.5	Guidelines for ratings and operating requirements.....	8	6.6.1	ADC electrical specifications.....	44
4	Ratings.....	8	6.6.2	CMP and 6-bit DAC electrical specifications.....	52
4.1	Thermal handling ratings.....	8	6.6.3	12-bit DAC electrical characteristics.....	54
4.2	Moisture handling ratings.....	9	6.6.4	Voltage reference electrical specifications.....	57
4.3	ESD handling ratings.....	9	6.7	Timers.....	58
4.4	Voltage and current operating ratings.....	9	6.8	Communication interfaces.....	58
5	General.....	10	6.8.1	Ethernet switching specifications.....	58
5.1	AC electrical characteristics.....	10	6.8.2	USB electrical specifications.....	60
5.2	Nonswitching electrical specifications.....	10	6.8.3	USB DCD electrical specifications.....	61
5.2.1	Voltage and current operating requirements.....	10	6.8.4	USB VREG electrical specifications.....	61
5.2.2	LVD and POR operating requirements.....	11	6.8.5	ULPI timing specifications.....	62
5.2.3	Voltage and current operating behaviors.....	12	6.8.6	CAN switching specifications.....	63
5.2.4	Power mode transition operating behaviors.....	14	6.8.7	DSPIC switching specifications (limited voltage range).....	63
5.2.5	Power consumption operating behaviors.....	15	6.8.8	DSPIC switching specifications (full voltage range).....	64
5.2.6	EMC radiated emissions operating behaviors.....	18	6.8.9	Inter-Integrated Circuit Interface (I2C) timing.....	66
5.2.7	Designing with radiated emissions in mind.....	19	6.8.10	UART switching specifications.....	67
5.2.8	Capacitance attributes.....	19	6.8.11	SDHC specifications.....	67
5.3	Switching specifications.....	19	6.8.12	I2S/SAI switching specifications.....	68
5.3.1	Device clock specifications.....	19	6.9	Human-machine interfaces (HMI).....	75
5.3.2	General switching specifications.....	20	6.9.1	TSI electrical specifications.....	75
5.4	Thermal specifications.....	22	7	Dimensions.....	76
5.4.1	Thermal operating requirements.....	22	7.1	Obtaining package dimensions.....	76
5.4.2	Thermal attributes.....	22	8	Pinout.....	76
6	Peripheral operating requirements and behaviors.....	23	8.1	Pins with active pull control after reset.....	76
6.1	Core modules.....	23	8.2	K60 Signal Multiplexing and Pin Assignments.....	77
6.1.1	Debug trace timing specifications.....	23	8.3	K60 pinouts.....	83
6.1.2	JTAG electricals.....	24			

9 Revision History..... 85

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK60 and MK60

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none"> M = Fully qualified, general market flow P = Prequalification
K##	Kinetis family	<ul style="list-style-type: none"> K60
A	Key attribute	<ul style="list-style-type: none"> F = Cortex-M4 w/ DSP and FPU
M	Flash memory type	<ul style="list-style-type: none"> N = Program flash only X = Program flash and FlexMemory
FFF	Program flash memory size	<ul style="list-style-type: none"> 512 = 512 KB 1M0 = 1 MB

Table continues on the next page...

Terminology and guidelines

Field	Description	Values
T	Temperature range (°C)	<ul style="list-style-type: none"> V = -40 to 105 C = -40 to 85
PP	Package identifier	<ul style="list-style-type: none"> LQ = 144 LQFP (20 mm x 20 mm) MD = 144 MAPBGA (13 mm x 13 mm)
CC	Maximum CPU frequency (MHz)	<ul style="list-style-type: none"> 12 = 120 MHz
N	Packaging type	<ul style="list-style-type: none"> R = Tape and reel (Blank) = Trays

2.4 Example

This is an example part number:

MK60FN1M0VLQ12

3 Terminology and guidelines

3.1 Definitions

Key terms are defined in the following table:

Term	Definition
Rating	<p>A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:</p> <ul style="list-style-type: none"> <i>Operating ratings</i> apply during operation of the chip. <i>Handling ratings</i> apply when the chip is not powered. <p>NOTE: The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.</p>
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions
Typical value	<p>A specified value for a technical characteristic that:</p> <ul style="list-style-type: none"> Lies within the range of values specified by the operating behavior Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions <p>NOTE: Typical values are provided as design guidelines and are neither tested nor guaranteed.</p>

3.2 Examples

Operating rating:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	-0.3	1.2	V

Operating requirement:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	0.9	1.1	V

Operating behavior that includes a typical value:



Symbol	Description	Min.	Typ.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μA

3.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	°C
V _{DD}	3.3 V supply voltage	3.3	V

3.4 Relationship between ratings and operating requirements



3.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip’s ratings.
- During normal operation, don’t exceed any of the chip’s operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
 2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V _{DD}	Digital supply voltage ¹	-0.3	3.8	V
I _{DD}	Digital supply current	—	300	mA
V _{DIO}	Digital input voltage (except $\overline{\text{RESET}}$, EXTAL0/XTAL0, and EXTAL1/XTAL1) ²	-0.3	5.5	V
V _{AIO}	Analog ³ , $\overline{\text{RESET}}$, EXTAL0/XTAL0, and EXTAL1/XTAL1 input voltage	-0.3	V _{DD} + 0.3	V
I _D	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} - 0.3	V _{DD} + 0.3	V
V _{USB0_DP}	USB0_DP input voltage	-0.3	3.63	V
V _{USB1_DP}	USB1_DP input voltage	-0.3	3.63	V
V _{USB0_DM}	USB0_DM input voltage	-0.3	3.63	V
V _{USB1_DM}	USB1_DM input voltage	-0.3	3.63	V
V _{REGIN}	USB regulator input	-0.3	6.0	V
V _{BAT}	RTC battery supply voltage	-0.3	3.8	V


1. It applies for all port pins.

2. It covers digital pins.
3. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is $V_{IL} + (V_{IH} - V_{IL}) / 2$

Figure 1. Input signal measurement reference

All digital I/O switching characteristics assume:

1. output pins
 - have $C_L=30\text{pF}$ loads,
 - are configured for fast slew rate ($\text{PORTx_PCRn[SRE]}=0$), and
 - are configured for high drive strength ($\text{PORTx_PCRn[DSE]}=1$)
2. input pins
 - have their passive filter disabled ($\text{PORTx_PCRn[PFE]}=0$)

5.2 Nonswitching electrical specifications

5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	3.6	V	
V_{DDA}	Analog supply voltage	1.71	3.6	V	

Table continues on the next page...

Table 1. Voltage and current operating requirements (continued)

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD} - V_{DDA}$	V_{DD} -to- V_{DDA} differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V_{SS} -to- V_{SSA} differential voltage	-0.1	0.1	V	
V_{BAT}	RTC battery supply voltage	1.71	3.6	V	
V_{IH}	Input high voltage (digital pins) <ul style="list-style-type: none"> $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ 	$0.7 \times V_{DD}$	—	V	
		$0.75 \times V_{DD}$	—	V	
V_{IL}	Input low voltage (digital pins) <ul style="list-style-type: none"> $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ 	—	$0.35 \times V_{DD}$	V	
		—	$0.3 \times V_{DD}$	V	
V_{HYS}	Input hysteresis (digital pins)	$0.06 \times V_{DD}$	—	V	
I_{CDIO}	Digital pin negative DC injection current — single pin <ul style="list-style-type: none"> $V_{IN} < V_{SS}-0.3\text{V}$ 	-5	—	mA	1
I_{CAIO}	Analog ² , EXTAL0/XTAL0, and EXTAL1/XTAL1 pin DC injection current — single pin <ul style="list-style-type: none"> $V_{IN} < V_{SS}-0.3\text{V}$ (Negative current injection) $V_{IN} > V_{DD}+0.3\text{V}$ (Positive current injection) 	-5	—	mA	3
		—	+5		
I_{Ccont}	Contiguous pin DC injection current — regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <ul style="list-style-type: none"> Negative current injection Positive current injection 	-25 —	— +25	mA	
V_{ODPU}	Open drain pullup voltage level	V_{DD}	V_{DD}	V	4
V_{RAM}	V_{DD} voltage required to retain RAM	1.2	—	V	
V_{RFVBAT}	V_{BAT} voltage required to retain the VBAT register file	V_{POR_VBAT}	—	V	

- All 5 V tolerant digital I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD} . If V_{IN} is less than V_{DIO_MIN} , a current limiting resistor is required. If V_{IN} greater than V_{DIO_MIN} ($=V_{SS}-0.3\text{V}$) is observed, then there is no need to provide current limiting resistors at the pads. The negative DC injection current limiting resistor is calculated as $R=(V_{DIO_MIN}-V_{IN})/|I_{CDIO}|$.
- Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
- All analog pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is less than V_{AIO_MIN} or greater than V_{AIO_MAX} , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $R=(V_{AIO_MIN}-V_{IN})/|I_{CAIO}|$. The positive injection current limiting resistor is calculated as $R=(V_{IN}-V_{AIO_MAX})/|I_{CAIO}|$. Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.
- Open drain outputs must be pulled to V_{DD} .

5.2.2 LVD and POR operating requirements

Table 2. LVD and POR operating requirements

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V _{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
V _{LWV1H}	Low-voltage warning thresholds — high range <ul style="list-style-type: none"> • Level 1 falling (LVWV=00) • Level 2 falling (LVWV=01) • Level 3 falling (LVWV=10) • Level 4 falling (LVWV=11) 	2.62	2.70	2.78	V	1
V _{LWV2H}		2.72	2.80	2.88	V	
V _{LWV3H}		2.82	2.90	2.98	V	
V _{LWV4H}		2.92	3.00	3.08	V	
V _{HVSH}		Low-voltage inhibit reset/recover hysteresis — high range	—	±80	—	
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
V _{LWV1L}	Low-voltage warning thresholds — low range <ul style="list-style-type: none"> • Level 1 falling (LVWV=00) • Level 2 falling (LVWV=01) • Level 3 falling (LVWV=10) • Level 4 falling (LVWV=11) 	1.74	1.80	1.86	V	1
V _{LWV2L}		1.84	1.90	1.96	V	
V _{LWV3L}		1.94	2.00	2.06	V	
V _{LWV4L}		2.04	2.10	2.16	V	
V _{HVSL}		Low-voltage inhibit reset/recover hysteresis — low range	—	±60	—	
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period factory trimmed	900	1000	1100	µs	

1. Rising thresholds are falling threshold + hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V _{POR_VBAT}	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

5.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V _{OH}	Output high voltage — high drive strength <ul style="list-style-type: none"> • 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OH} = -9mA • 1.71 V ≤ V_{DD} ≤ 2.7 V, I_{OH} = -3mA 	V _{DD} - 0.5	—	—	V	
		V _{DD} - 0.5	—	—	V	

Table continues on the next page...

Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	Output high voltage — low drive strength <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $I_{OH} = -2\text{ mA}$ • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$, $I_{OH} = -0.6\text{ mA}$ 	$V_{DD} - 0.5$	—	—	V	
		$V_{DD} - 0.5$	—	—	V	
I_{OHT}	Output high current total for all ports	—	—	100	mA	
I_{OHT_io60}	Output high current total for fast digital ports	—	—	100	mA	
V_{OL}	Output low voltage — high drive strength <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $I_{OL} = 10\text{ mA}$ • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$, $I_{OL} = 5\text{ mA}$ 	—	—	0.5	V	
		—	—	0.5	V	
	Output low voltage — low drive strength <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $I_{OL} = 2\text{ mA}$ • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$, $I_{OL} = 1\text{ mA}$ 	—	—	0.5	V	
		—	—	0.5	V	
I_{OLT}	Output low current total for all ports	—	—	100	mA	
I_{OLT_io60}	Output low current total for fast digital ports	—	—	100	mA	
I_{INA}	Input leakage current, analog pins and digital pins configured as analog inputs <ul style="list-style-type: none"> • $V_{SS} \leq V_{IN} \leq V_{DD}$ <ul style="list-style-type: none"> • All pins except EXTAL32, XTAL32, EXTAL, XTAL • EXTAL (PTA18) and XTAL (PTA19) • EXTAL32, XTAL32 	—	0.002	0.5	μA	1, 2
		—	0.004	1.5	μA	
		—	0.075	10	μA	
I_{IND}	Input leakage current, digital pins <ul style="list-style-type: none"> • $V_{SS} \leq V_{IN} \leq V_{IL}$ <ul style="list-style-type: none"> • All digital pins • $V_{IN} = V_{DD}$ <ul style="list-style-type: none"> • All digital pins except PTD7 • PTD7 	—	0.002	0.5	μA	2, 3
		—	0.002	0.5	μA	
		—	0.004	1	μA	
I_{IND}	Input leakage current, digital pins <ul style="list-style-type: none"> • $V_{IL} < V_{IN} < V_{DD}$ <ul style="list-style-type: none"> • $V_{DD} = 3.6\text{ V}$ • $V_{DD} = 3.0\text{ V}$ • $V_{DD} = 2.5\text{ V}$ • $V_{DD} = 1.7\text{ V}$ 	—	18	26	μA	2, 3, 4
		—	12	19	μA	
		—	8	13	μA	
		—	3	6	μA	
I_{IND}	Input leakage current, digital pins <ul style="list-style-type: none"> • $V_{DD} < V_{IN} < 5.5\text{ V}$ 	—	1	50	μA	2, 3
Z_{IND}	Input impedance examples, digital pins	—	—	48	k Ω	2, 5

Table continues on the next page...

Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	<ul style="list-style-type: none"> $V_{DD} = 3.6\text{ V}$ $V_{DD} = 3.0\text{ V}$ $V_{DD} = 2.5\text{ V}$ $V_{DD} = 1.7\text{ V}$ 	—	—	55	$k\Omega$	
R_{PU}	Internal pullup resistors	20	—	50	$k\Omega$	6
R_{PD}	Internal pulldown resistors	20	—	50	$k\Omega$	7

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
2. Digital pins have an associated GPIO port function and have 5V tolerant inputs, except EXTAL and XTAL.
3. Internal pull-up/pull-down resistors disabled.
4. Characterized, not tested in production.
5. Examples calculated using V_{IL} relation, V_{DD} , and $\max I_{IND}$: $Z_{IND} = V_{IL} / I_{IND}$. This is the impedance needed to pull a high signal to a level below V_{IL} due to leakage when $V_{IL} < V_{IN} < V_{DD}$. These examples assume signal source low = 0 V. See [Figure 2](#).
6. Measured at V_{DD} supply voltage = V_{DD} min and $V_{input} = V_{SS}$
7. Measured at V_{DD} supply voltage = V_{DD} min and $V_{input} = V_{DD}$




Figure 2. 5 V Tolerant Input IIND Parameter

5.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and $V_{LLSx} \rightarrow RUN$ recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t_{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. <ul style="list-style-type: none"> V_{DD} slew rate ≥ 5.7 kV/s V_{DD} slew rate < 5.7 kV/s 	—	300 1.7 V / (V_{DD} slew rate)	μs	1
	• VLLS1 \rightarrow RUN	—	160	μs	
	• VLLS2 \rightarrow RUN	—	114	μs	
	• VLLS3 \rightarrow RUN	—	114	μs	
	• LLS \rightarrow RUN	—	5.0	μs	
	• VLPS \rightarrow RUN	—	5	μs	
	• STOP \rightarrow RUN	—	4.8	μs	

1. Normal boot (FTFE_FOPT[LPBOOT]=1)

5.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{DDA}	Analog supply current	—	—	See note	mA	1
I_{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash <ul style="list-style-type: none"> @ 1.8V @ 3.0V 	—	49.28	73.85	mA	2
I_{DD_RUN}	Run mode current — all peripheral clocks enabled, code executing from flash <ul style="list-style-type: none"> @ 1.8V @ 3.0V 	—	74.43	99.97	mA	3
I_{DD_WAIT}	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	—	34.67	58.5	mA	2
I_{DD_WAIT}	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	—	18.03	41.91	mA	4
I_{DD_STOP}	Stop mode current at 3.0 V <ul style="list-style-type: none"> @ -40 to $25^{\circ}C$ 	—	1.25	1.62	mA	
		—	2.93	4.39	mA	

Table continues on the next page...

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	<ul style="list-style-type: none"> @ 70°C @ 105°C 	—	7.08	10.74	mA	
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	—	1.03	4.48	mA	5
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	—	1.58	4.96	mA	5
I _{DD_VLPW}	Very-low-power wait mode current at 3.0 V	—	0.64	4.29	mA	5
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C 	—	0.22	0.38	mA	
		—	0.78	1.33	mA	
		—	2.18	3.56	mA	
I _{DD_LLS}	Low leakage stop mode current at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C 	—	0.22	0.37	mA	
		—	0.78	1.33	mA	
		—	2.16	3.52	mA	
I _{DD_VLLS3}	Very low-leakage stop mode 3 current at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C 	—	4.09	5.58	μA	
		—	20.98	28.93	μA	
		—	84.95	111.15	μA	
I _{DD_VLLS2}	Very low-leakage stop mode 2 current at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C 	—	2.68	4.22	μA	
		—	8.8	10.74	μA	
		—	37.28	43.61	μA	
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C 	—	2.46	4.02	μA	
		—	7.04	8.99	μA	
		—	30.68	37.04	μA	
I _{DD_VBAT}	Average current when CPU is not accessing RTC registers at 3.0 V <ul style="list-style-type: none"> @ -40 to 25°C @ 70°C @ 105°C 	—	0.89	1.10	μA	6
		—	1.28	1.85	μA	
		—	3.10	4.30	μA	

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 120 MHz core and system clock, 60 MHz bus, 30 MHz FlexBus clock, and 20 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
3. 120 MHz core and system clock, 60 MHz bus, 30 MHz FlexBus clock, and 20 MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled, but peripherals are not in active operation.
4. 25 MHz core and system clock, 25 MHz bus clock, and 12.5 MHz FlexBus and flash clock. MCG configured for FEI mode.

5. 4 MHz core, system, 2 MHz FlexBus, and 2 MHz bus clock and 0.5 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
6. Includes 32kHz oscillator current and RTC operation.

5.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies. MCG in PEE mode at greater than 100 MHz frequencies.
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFE




Figure 3. Run mode supply current vs. core frequency




Figure 4. VLPR mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors for 256MAPBGA

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	21	dBμV	1, 2, 3
V _{RE2}	Radiated emissions voltage, band 2	50–150	24	dBμV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	29	dBμV	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	28	dBμV	

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
2. V_{DD} = 3.3 V, T_A = 25 °C, f_{OSC} = 12 MHz (crystal), f_{SYS} = 72 MHz, f_{BUS} = 72 MHz
3. Determined according to IEC Standard JESD78, *IC Latch-Up Test*

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to www.freescale.com.
2. Perform a keyword search for “EMC design.”

5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C_{IN_A}	Input capacitance: analog pins	—	7	pF
C_{IN_D}	Input capacitance: digital pins	—	7	pF
$C_{IN_D_io60}$	Input capacitance: fast digital pins	—	9	pF

5.3 Switching specifications

5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
Normal run mode					
f_{SYS}	System and core clock	—	120	MHz	
f_{SYS_USBFS}	System and core clock when Full Speed USB in operation	20	—	MHz	
f_{SYS_USBHS}	System and core clock when High Speed USB in operation	60	—	MHz	
f_{ENET}	System and core clock when ethernet in operation <ul style="list-style-type: none"> • 10 Mbps • 100 Mbps 	5 50	— —	MHz	
f_{BUS}	Bus clock	—	60	MHz	
FB_CLK	FlexBus clock	—	50	MHz	
f_{FLASH}	Flash clock	—	25	MHz	
f_{LPTMR}	LPTMR clock	—	25	MHz	
VLPR mode ¹					
f_{SYS}	System and core clock	—	4	MHz	

Table continues on the next page...

Table 9. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
f _{BUS}	Bus clock	—	4	MHz	
FB_CLK	FlexBus clock	—	4	MHz	
f _{FLASH}	Flash clock	—	0.5	MHz	
f _{LPTMR}	LPTMR clock	—	4	MHz	

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

5.3.2 General switching specifications

These general purpose specifications apply to all pins configured for:

- GPIO signaling
- Other peripheral module signaling not explicitly stated elsewhere

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	—	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	16	—	ns	3
	External reset pulse width (digital glitch filter disabled)	100	—	ns	3
	Mode select (EZP_CS) hold time after reset deassertion	2	—	Bus clock cycles	
	Port rise and fall time (high drive strength) <ul style="list-style-type: none"> • Slew disabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ • Slew enabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ 	— — — —	14 8 36 24	ns ns ns ns	4
	Port rise and fall time (low drive strength) <ul style="list-style-type: none"> • Slew disabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ • Slew enabled <ul style="list-style-type: none"> • $1.71 \leq V_{DD} \leq 2.7V$ • $2.7 \leq V_{DD} \leq 3.6V$ 	— — — —	14 8 36 24	ns ns ns ns	5

Table continues on the next page...

Table 10. General switching specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes	
t_{i050}	Port rise and fall time (high drive strength)				6	
	• Slew disabled					
	• $1.71 \leq V_{DD} \leq 2.7V$	—	7	ns	—	
	• $2.7 \leq V_{DD} \leq 3.6V$	—	3	ns	—	
t_{i050}	• Slew enabled					
	• $1.71 \leq V_{DD} \leq 2.7V$	—	28	ns	—	
	• $2.7 \leq V_{DD} \leq 3.6V$	—	14	ns	—	
	Port rise and fall time (low drive strength)				7	
t_{i050}	• Slew disabled					
	• $1.71 \leq V_{DD} \leq 2.7V$	—	18	ns	—	
	• $2.7 \leq V_{DD} \leq 3.6V$	—	9	ns	—	
	• Slew enabled					
t_{i050}	• $1.71 \leq V_{DD} \leq 2.7V$	—	48	ns	—	
	• $2.7 \leq V_{DD} \leq 3.6V$	—	24	ns	—	
	t_{i060}	Port rise and fall time (high drive strength)				6
		• Slew disabled				
• $1.71 \leq V_{DD} \leq 2.7V$		—	6	ns	—	
• $2.7 \leq V_{DD} \leq 3.6V$		—	3	ns	—	
t_{i060}	• Slew enabled					
	• $1.71 \leq V_{DD} \leq 2.7V$	—	28	ns	—	
	• $2.7 \leq V_{DD} \leq 3.6V$	—	14	ns	—	
	Port rise and fall time (low drive strength)				7	
t_{i060}	• Slew disabled					
	• $1.71 \leq V_{DD} \leq 2.7V$	—	18	ns	—	
	• $2.7 \leq V_{DD} \leq 3.6V$	—	6	ns	—	
	• Slew enabled					
t_{i060}	• $1.71 \leq V_{DD} \leq 2.7V$	—	48	ns	—	
	• $2.7 \leq V_{DD} \leq 3.6V$	—	24	ns	—	

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater synchronous and asynchronous timing must be met.
3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
4. 75 pF load
5. 15 pF load
6. 25 pF load
7. 15 pF load

5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T _J	Die junction temperature	-40	125	°C
T _A	Ambient temperature ¹	-40	105	°C

1. Maximum T_A can be exceeded only if the user ensures that T_J does not exceed maximum T_J. The simplest method to determine T_J is:

$$T_J = T_A + R_{\theta JA} \times \text{chip power dissipation}$$

5.4.2 Thermal attributes

Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
Single-layer (1s)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	45	50	°C/W	1, 2
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	36	30	°C/W	1, 2, 3
Single-layer (1s)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	36	41	°C/W	1, 3
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	30	27	°C/W	1, 3
—	R _{θJB}	Thermal resistance, junction to board	24	17	°C/W	4
—	R _{θJC}	Thermal resistance, junction to case	9	10	°C/W	5
—	Ψ _{JT}	Thermal characterization	2	2	°C/W	6

Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
		parameter, junction to package top outside center (natural convection)				

NOTES:

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.
3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)* with the board horizontal.
4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
5. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
6. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T_{cyc}	Clock period	Frequency dependent		MHz
T_{wl}	Low pulse width	2	—	ns
T_{wh}	High pulse width	2	—	ns

Table continues on the next page...

Table 12. Debug trace operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit
T_r	Clock and data rise time	—	3	ns
T_f	Clock and data fall time	—	3	ns
T_s	Data setup	3	—	ns
T_h	Data hold	2	—	ns




Figure 5. TRACE_CLKOUT specifications




Figure 6. Trace data specifications

6.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation <ul style="list-style-type: none"> Boundary Scan JTAG and CJTAG Serial Wire Debug 	0	10	MHz
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width <ul style="list-style-type: none"> Boundary Scan JTAG and CJTAG Serial Wire Debug 	50	—	ns
		20	—	ns
		10	—	ns

Table continues on the next page...

Table 13. JTAG limited voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	2.4	—	ns
J7	TCLK low to boundary scan output data valid	—	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1	—	ns
J11	TCLK low to TDO data valid	—	17	ns
J12	TCLK low to TDO high-Z	—	17	ns
J13	$\overline{\text{TRST}}$ assert time	100	—	ns
J14	$\overline{\text{TRST}}$ setup time (negation) to TCLK high	8	—	ns

Table 14. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug 	0 0 0	10 20 40	MHz
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug 	50 25 12.5	— — —	ns ns ns
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	2.4	—	ns
J7	TCLK low to boundary scan output data valid	—	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	—	ns
J11	TCLK low to TDO data valid	—	22.1	ns
J12	TCLK low to TDO high-Z	—	22.1	ns
J13	$\overline{\text{TRST}}$ assert time	100	—	ns
J14	$\overline{\text{TRST}}$ setup time (negation) to TCLK high	8	—	ns