



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Kinetis KL03 32 KB Flash

48 MHz Cortex-M0+ Based Microcontroller

Supports ultra low power 48 MHz devices with up to 32 KB Flash.

World's smallest MCU based on ARM® technology. Ideal solution for Internet of Things edge nodes design with ultra small form factor and ultra low power consumption. The products offers:

- Tiny footprint packages, including 1.6 x 2.0 mm² WLCSP
- Run power consumption as low as 50 µA/MHz
- Static power consumption as low as 2.2 µA with 7.5 µs wakeup time for full retention and lowest static mode down to 77 nA in deep sleep
- Highly integrated peripherals, including new boot ROM and high accurate internal voltage reference, etc

MKL03ZxxVFG4
MKL03ZxxVFK4
MKL03Z32CAF4R
MKL03Z32CBF4R



16-pin QFN (FG)
3 x 3 x 0.65 Pitch 0.5 mm



24-pin QFN (FK)
4 x 4 x 0.65 Pitch 0.5 mm



20 WLCSP
2 x 1.61 x 0.56 Pitch 0.4 mm (AF) 2 x 1.61 x 0.32 Pitch 0.4 mm (BF)

Core

- ARM® Cortex®-M0+ core up to 48 MHz

Memories

- Up to 32 KB program flash memory
- 2 KB SRAM
- 8 KB ROM with build-in bootloader
- 16 bytes regfile

System peripherals

- Nine low-power modes to provide power optimization based on application requirements
- COP Software watchdog
- Low-leakage wakeup unit
- SWD debug interface and Micro Trace Buffer
- Bit Manipulation Engine

Clocks

- 48 MHz high accuracy internal reference clock
- 8/2 MHz low power internal reference clock
- 32 kHz to 40 kHz crystal oscillator
- 1 kHz LPO clock

Operating Characteristics

- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V

- Temperature range (ambient): -40 to 105°C for QFN packages; -40 to 85°C for WLCSP packages

Human-machine interface

- General-purpose input/output up to 22

Communication interfaces

- One 8-bit SPI module
- One LPUART module
- One I2C module supporting up to 1 Mbit/s, with double buffer

Analog Modules

- 12-bit SAR ADC with internal voltage reference, up to 818 ksps and 7 channels
- High-speed analog comparator containing a 6-bit DAC and programmable reference input
- 1.2 V voltage reference (Vref)

Timers

- Two 2-channel Timer/PWM modules
- One low-power timer
- Real time clock

Security and integrity modules

- 80-bit unique identification number per chip

Ordering Information¹

Part Number	Memory		Maximum number of I/O's
	Flash (KB)	SRAM (KB)	
MKL03Z8VFG4(R)	8	2	14
MKL03Z16VFG4(R)	16	2	14
MKL03Z32VFG4(R)	32	2	14
MKL03Z32CAF4R	32	2	18
MKL03Z32CBF4R	32	2	18
MKL03Z8VFK4(R)	8	2	22
MKL03Z16VFK4(R)	16	2	22
MKL03Z32VFK4(R)	32	2	22

1. To confirm current availability of orderable part numbers, go to <http://www.nxp.com> and perform a part number search.

Related Resources

Type	Description	Resource
Selector Guide	The Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	KL03PB ¹
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KL03P24M48SF0RM ¹
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	KL03P24M48SF0 ¹
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KL03Z_xN86K ²
Package drawing	Package dimensions are provided in package drawings.	QFN 16-pin: 98ASA00525D ¹ QFN 24-pin: 98ASA00602D ¹ WLCSP 20-pin: 98ASA00676D ¹ WLCSP 20-pin (ultra thin): 98ASA00964D ¹

1. To find the associated resource, go to <http://www.nxp.com> and perform a search using this term.
2. To find the associated resource, go to <http://www.nxp.com> and perform a search using this term with the “x” replaced by the revision of the device you are using.

Figure 1 shows the functional modules in the chip.

Kinetis KL03 Family




Figure 1. Functional block diagram

Table of Contents

1	Ratings.....	5	3.6	Analog.....	33
1.1	Thermal handling ratings.....	5	3.6.1	ADC electrical specifications.....	33
1.2	Moisture handling ratings.....	5	3.6.2	CMP and 6-bit DAC electrical specifications.....	37
1.3	ESD handling ratings.....	5	3.6.3	Voltage reference electrical specifications.....	39
1.4	Voltage and current operating ratings.....	6	3.7	Timers.....	40
2	General.....	6	3.8	Communication interfaces.....	40
2.1	AC electrical characteristics.....	6	3.8.1	SPI switching specifications.....	41
2.2	Nonswitching electrical specifications.....	7	3.8.2	Inter-Integrated Circuit Interface (I2C) timing.....	45
2.2.1	Voltage and current operating requirements.....	7	3.8.3	UART.....	47
2.2.2	LVD and POR operating requirements.....	7	4	Dimensions.....	47
2.2.3	Voltage and current operating behaviors.....	8	4.1	Obtaining package dimensions.....	47
2.2.4	Power mode transition operating behaviors.....	9	5	Pinout.....	48
2.2.5	Power consumption operating behaviors.....	10	5.1	KL03 signal multiplexing and pin assignments.....	48
2.2.6	EMC radiated emissions operating behaviors.....	24	5.2	KL03 pinouts.....	49
2.2.7	EMC Radiated Emissions Web Search Procedure boilerplate.....	25	6	Ordering parts.....	51
2.2.8	Capacitance attributes.....	25	6.1	Determining valid orderable parts.....	51
2.3	Switching specifications.....	25	7	Part identification.....	51
2.3.1	Device clock specifications.....	25	7.1	Description.....	51
2.3.2	General switching specifications.....	26	7.2	Format.....	52
2.4	Thermal specifications.....	26	7.3	Fields.....	52
2.4.1	Thermal operating requirements.....	26	7.4	Example.....	52
2.4.2	Thermal attributes.....	27	8	Terminology and guidelines.....	53
3	Peripheral operating requirements and behaviors.....	27	8.1	Definition: Operating requirement.....	53
3.1	Core modules.....	27	8.2	Definition: Operating behavior.....	53
3.1.1	SWD electricals	28	8.3	Definition: Attribute.....	54
3.2	System modules.....	29	8.4	Definition: Rating.....	54
3.3	Clock modules.....	29	8.5	Result of exceeding a rating.....	55
3.3.1	MCG-Lite specifications.....	29	8.6	Relationship between ratings and operating requirements.....	55
3.3.2	Oscillator electrical specifications.....	30	8.7	Guidelines for ratings and operating requirements.....	55
3.4	Memories and memory interfaces.....	31	8.8	Definition: Typical value.....	56
3.4.1	Flash electrical specifications.....	31	8.9	Typical value conditions.....	57
3.5	Security and integrity modules.....	33	9	Revision history.....	57

1 Ratings

1.1 Thermal handling ratings

Table 1. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

1.2 Moisture handling ratings

Table 2. QFN packages moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

Table 3. WLCSP packages moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	1	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

1.3 ESD handling ratings

Table 4. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

General

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

1.4 Voltage and current operating ratings


Table 5. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V_{DD}	Digital supply voltage	-0.3	3.8	V
I_{DD}	Digital supply current	—	120	mA
V_{IO}	IO pin input voltage	-0.3	$V_{DD} + 0.3$	V
I_D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V_{DDA}	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V

2 General

2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is $V_{IL} + (V_{IH} - V_{IL}) / 2$

Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- $C_L=30$ pF loads

- Slew rate disabled
- Normal drive strength

2.2 Nonswitching electrical specifications

2.2.1 Voltage and current operating requirements

Table 6. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	3.6	V	
V_{DDA}	Analog supply voltage	1.71	3.6	V	—
$V_{DD} - V_{DDA}$	V_{DD} -to- V_{DDA} differential voltage	-0.1	0.1	V	—
$V_{SS} - V_{SSA}$	V_{SS} -to- V_{SSA} differential voltage	-0.1	0.1	V	—
V_{IH}	Input high voltage <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ • $1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ 	$0.7 \times V_{DD}$ $0.75 \times V_{DD}$	— —	V V	—
V_{IL}	Input low voltage <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ • $1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ 	— —	$0.35 \times V_{DD}$ $0.3 \times V_{DD}$	V V	—
V_{HYS}	Input hysteresis	$0.06 \times V_{DD}$	—	V	—
I_{ICIO}	IO pin negative DC injection current—single pin <ul style="list-style-type: none"> • $V_{IN} < V_{SS}-0.3\text{V}$ 	-5	—	mA	1
I_{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins <ul style="list-style-type: none"> • Negative current injection 	-25	—	mA	—
V_{RAM}	V_{DD} voltage required to retain RAM	1.2	—	V	—

1. All I/O pins are internally clamped to V_{SS} through a ESD protection diode. There is no diode connection to V_{DD} . If V_{IN} greater than V_{IO_MIN} ($= V_{SS}-0.3\text{ V}$) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $R = (V_{IO_MIN} - V_{IN})/|I_{ICIO}|$.

2.2.2 LVD and POR operating requirements

Table 7. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{POR}	Falling V_{DD} POR detect voltage	0.8	1.1	1.5	V	—
V_{LVDH}	Falling low-voltage detect threshold — high range (LVDV = 01)	2.48	2.56	2.64	V	—
V_{LVW1H}	Low-voltage warning thresholds — high range					1
	• Level 1 falling (LVWV = 00)	2.62	2.70	2.78	V	
V_{LVW2H}	• Level 2 falling (LVWV = 01)	2.72	2.80	2.88	V	
V_{LVW3H}	• Level 3 falling (LVWV = 10)	2.82	2.90	2.98	V	
V_{LVW4H}	• Level 4 falling (LVWV = 11)	2.92	3.00	3.08	V	
V_{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	—	±60	—	mV	—
V_{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	—
V_{LVW1L}	Low-voltage warning thresholds — low range					1
	• Level 1 falling (LVWV = 00)	1.74	1.80	1.86	V	
V_{LVW2L}	• Level 2 falling (LVWV = 01)	1.84	1.90	1.96	V	
V_{LVW3L}	• Level 3 falling (LVWV = 10)	1.94	2.00	2.06	V	
V_{LVW4L}	• Level 4 falling (LVWV = 11)	2.04	2.10	2.16	V	
V_{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	—	±40	—	mV	—
V_{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	—
t_{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	µs	—

1. Rising thresholds are falling threshold + hysteresis voltage

2.2.3 Voltage and current operating behaviors

Table 8. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V_{OH}	Output high voltage — Normal drive pad (except RESET)				1, 2
	• $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $I_{OH} = -5\text{ mA}$	$V_{DD} - 0.5$	—	V	
	• $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$, $I_{OH} = -2.5\text{ mA}$	$V_{DD} - 0.5$	—	V	
V_{OH}	Output high voltage — High drive pad (except RESET)				1, 2
		$V_{DD} - 0.5$	—	V	
		$V_{DD} - 0.5$	—	V	

Table continues on the next page...

Table 8. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	<ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $I_{OH} = -20\text{ mA}$ • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$, $I_{OH} = -10\text{ mA}$ 				
I_{OHT}	Output high current total for all ports	—	100	mA	—
V_{OL}	Output low voltage — Normal drive pad <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $I_{OL} = 5\text{ mA}$ • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$, $I_{OL} = 2.5\text{ mA}$ 	— —	0.5 0.5	V V	1
V_{OL}	Output low voltage — High drive pad <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $I_{OL} = 20\text{ mA}$ • $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$, $I_{OL} = 10\text{ mA}$ 	— —	0.5 0.5	V V	1
I_{OLT}	Output low current total for all ports	—	100	mA	—
I_{IN}	Input leakage current (per pin) for full temperature range	—	1	μA	3
I_{IN}	Input leakage current (per pin) at 25 °C	—	0.025	μA	3
I_{IN}	Input leakage current (total all pins) for full temperature range	—	41	μA	3
I_{OZ}	Hi-Z (off-state) leakage current (per pin)	—	1	μA	—
R_{PU}	Internal pullup resistors	20	50	k Ω	4

1. I/O have both high drive and normal drive capability selected by the associated PTx_PCRn[DSE] control bit. All other GPIOs are normal drive only.
2. The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.
3. Measured at $V_{DD} = 3.6\text{ V}$
4. Measured at V_{DD} supply voltage = V_{DD} min and $V_{input} = V_{SS}$

2.2.4 Power mode transition operating behaviors

All specifications except t_{POR} and $VLLSx \rightarrow RUN$ recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- HIRC clock mode

$VLLSx \rightarrow RUN$ recovery uses LIRC clock mode at the default CPU and system frequency of 8 MHz, and a bus and flash clock frequency of 4 MHz.

Table 9. Power mode transition operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Note
t_{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	—	—	300	μs	1
	• VLLS0 → RUN	—	152	166	μs	—
	• VLLS1 → RUN	—	152	166	μs	—
	• VLLS3 → RUN	—	93	104	μs	—
	• VLPS → RUN	—	7.5	8	μs	—
	• STOP → RUN	—	7.5	8	μs	—

1. Normal boot (FTFA_FOPT[LPBOOT]=11).

2.2.5 Power consumption operating behaviors

Table 10. KL03 QFN packages power consumption operating behaviors

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
I_{DDA}	Analog supply current	—	—	See note	mA	2
I_{DD_RUNCO}	Running CoreMark in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, $V_{DD} = 3.0$ V • at 25 °C • at 105 °C	— —	5.49 5.62	5.71 5.84	mA	3
I_{DD_RUNCO}	Running While(1) loop in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, $V_{DD} = 3.0$ V • at 25 °C • at 105 °C	— —	5.16 5.27	5.37 5.48	mA	3
I_{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 48 MHz core/24 MHz flash, $V_{DD} = 3.0$ V • at 25 °C • at 105 °C	— —	6.03 6.16	6.27 6.41	mA	3
I_{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in flash all peripheral clock disable, 24 MHz core/12 MHz flash, $V_{DD} = 3.0$ V					3

Table continues on the next page...

Table 10. KL03 QFN packages power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
	<ul style="list-style-type: none"> at 25 °C at 105 °C 	—	3.71	3.86	mA	
I _{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 12 MHz core/6 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 105 °C 	—	2.47	2.57	mA	3
I _{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock enable 48 MHz core/24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 105 °C 	—	6.43	6.69	mA	3
I _{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in flash all peripheral clock disable, 48 MHz core/24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 105 °C 	—	5.71	5.94	mA	—
I _{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in Flash all peripheral clock disable, 24 MHz core/12 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 105 °C 	—	3.3	3.43	mA	—
I _{DD_RUN}	Run mode current—48M HIRC mode, Running While(1) loop in Flash all peripheral clock disable, 12 MHz core/6 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 105 °C 	—	2.28	2.37	mA	—
I _{DD_RUN}	Run mode current—48M HIRC mode, Running While(1) loop in Flash all peripheral clock enable, 48 MHz core/24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 105 °C 	—	6.1	6.34	mA	—
I _{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in SRAM all peripheral clock disable, 48 MHz core/24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 105 °C 	—	3.14	3.23	mA	—
I _{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in SRAM all peripheral clock enable, 48 MHz core/24 MHz flash, V _{DD} = 3.0 V	—	3.54	3.63	mA	—
		—	3.67	3.76		

Table continues on the next page...

Table 10. KL03 QFN packages power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
	<ul style="list-style-type: none"> at 25 °C at 105 °C 					
I _{DD_VLPRCO}	Very-low-power run While(1) loop in flash in compute operation mode— 2 MHz LIRC mode, 2 MHz core/0.5 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	500	750	μA	—
I _{DD_VLPRCO}	Very-low-power-run While(1) loop in SRAM in compute operation mode— 8 MHz LIRC mode, 4 MHz core / 1 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	188	217	μA	—
I _{DD_VLPRCO}	Very-low-power run While(1) loop in SRAM in compute operation mode:—2 MHz LIRC mode, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	82	123	μA	—
I _{DD_VLPR}	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	503	754	μA	—
I _{DD_VLPR}	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 125 kHz core / 31.25 kHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	60	90	μA	—
I _{DD_VLPR}	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock enable, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	516	774	μA	—
I _{DD_VLPR}	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in SRAM in all peripheral clock disable, 4 MHz core / 1 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	209	350	μA	—
I _{DD_VLPR}	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in SRAM all peripheral clock enable, 4 MHz core / 1 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	229	370	μA	—
I _{DD_VLPR}	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM in all peripheral clock disable, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	93	140	μA	—
I _{DD_VLPR}	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all peripheral clock disable, 125 kHz core / 31.25 kHz flash, V _{DD} = 3.0 V	—	31	81	μA	—

Table continues on the next page...

Table 10. KL03 QFN packages power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
	<ul style="list-style-type: none"> at 25 °C 					
I _{DD_VLPR}	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all peripheral clock enable, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	103	154	μA	—
I _{DD_WAIT}	Wait mode current—core disabled, 48 MHz system/24 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V _{DD} = 3.0 V	—	1.4	1.94	mA	—
I _{DD_WAIT}	Wait mode current—core disabled, 24 MHz system/12 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V _{DD} = 3.0 V	—	1.02	1.24	mA	—
I _{DD_VLPW}	Very-low-power wait mode current, core disabled, 4 MHz system/ 1 MHz bus and flash, all peripheral clocks disabled, V _{DD} = 3.0 V	—	121	181	μA	—
I _{DD_VLPW}	Very-low-power wait mode current, core disabled, 2 MHz system/ 0.5 MHz bus and flash, all peripheral clocks disabled, V _{DD} = 3.0 V	—	59	97	μA	—
I _{DD_VLPW}	Very-low-power wait mode current, core disabled, 125 kHz system/ 31.25 kHz bus and flash, all peripheral clocks disabled, V _{DD} = 3.0 V	—	28	42	μA	—
I _{DD_PSTOP2}	Partial Stop 2, core and system clock disabled, 12 MHz bus and flash, V _{DD} = 3.0 V	—	1.53	2.03	mA	—
I _{DD_PSTOP2}	Partial Stop 2, core and system clock disabled, flash doze enabled, 12 MHz bus, V _{DD} = 3.0 V	—	0.881	1.18	mA	—
I _{DD_STOP}	Stop mode current at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C at 105 °C 	—	158	175.7	μA	—
		—	164	179.48		
		—	187	199.54		
		—	219	236.43		
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C at 105 °C 	—	2.2	2.71	μA	—
		—	3.9	6.63		
		—	13.9	18.25		
		—	28.4	36.59		
I _{DD_VLPS}	Very-low-power stop mode current at 1.8 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C 	—	2.2	2.674		—
		—	3.8	6.44		

Table continues on the next page...

Table 10. KL03 QFN packages power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
	<ul style="list-style-type: none"> at 85 °C at 105 °C 	—	13.2	17.37	μA	
I _{DD_VLLS3}	Very-low-leakage stop mode 3 current, all peripheral disable, at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C at 105 °C 	—	1.08	1.17	μA	—
I _{DD_VLLS3}	Very-low-leakage stop mode 3 current with RTC current, at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C at 105 °C 	—	1.47	1.56	μA	—
I _{DD_VLLS3}	Very-low-leakage stop mode 3 current with RTC current, at 1.8 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C at 105 °C 	—	1.33	1.42	μA	—
I _{DD_VLLS1}	Very-low-leakage stop mode 1 current all peripheral disabled at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C at 105 °C 	—	566	690	nA	—
I _{DD_VLLS1}	Very-low-leakage stop mode 1 current RTC enabled at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C at 105 °C 	—	969	1059	nA	—
I _{DD_VLLS1}	Very-low-leakage stop mode 1 current RTC enabled at 1.8 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C at 105 °C 	—	826	916	nA	—

Table continues on the next page...

Table 10. KL03 QFN packages power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
I _{DD_VLLS0}	Very-low-leakage stop mode 0 current all peripheral disabled (SMC_STOPCTRL[PORPO] = 0) at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C at 105 °C 	—	265	373	nA	—
I _{DD_VLLS0}	Very-low-leakage stop mode 0 current all peripheral disabled (SMC_STOPCTRL[PORPO] = 1) at 3 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C at 105 °C 	—	77	350	nA	4
		—	255	465.70		
		—	1640	1994		
		—	4080	4956		

1. The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).
2. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
3. MCG_Lite configured for HIRC mode. CoreMark benchmark compiled using IAR 7.10 with optimization level high, optimized for balanced.
4. No brownout

Table 11. KL03 WLCSP package power consumption operating behaviors

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
I _{DDA}	Analog supply current	—	—	See note	mA	2
I _{DD_RUNCO}	Running CoreMark in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	5.49	5.71	mA	3
		—	5.59	5.81		
I _{DD_RUNCO}	Running While(1) loop in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	5.16	5.37	mA	3
		—	5.24	5.45		
I _{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 48 MHz core/24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	6.03	6.27	mA	3
		—	6.13	6.38		

Table continues on the next page...

Table 11. KL03 WLCSP package power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
I _{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in flash all peripheral clock disable, 24 MHz core/12 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	3.71	3.86	mA	3
I _{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 12 MHz core/6 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	2.47	2.57	mA	3
I _{DD_RUN}	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock enable 48 MHz core/24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	6.43	6.69	mA	3
I _{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in flash all peripheral clock disable, 48 MHz core/24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	5.71	5.94	mA	—
I _{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in Flash all peripheral clock disable, 24 MHz core/12 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	3.3	3.43	mA	—
I _{DD_RUN}	Run mode current—48M HIRC mode, Running While(1) loop in Flash all peripheral clock disable, 12 MHz core/6 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	2.28	2.37	mA	—
I _{DD_RUN}	Run mode current—48M HIRC mode, Running While(1) loop in Flash all peripheral clock enable, 48 MHz core/24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	6.1	6.34	mA	—
I _{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in SRAM all peripheral clock disable, 48 MHz core/24 MHz flash, V _{DD} = 3.0 V	—	3.14	3.23	mA	—
		—	3.24	3.33		

Table continues on the next page...

Table 11. KL03 WLCSP package power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
	<ul style="list-style-type: none"> at 25 °C at 85 °C 					
I _{DD_RUN}	Run mode current—48M HIRC mode, running While(1) loop in SRAM all peripheral clock enable, 48 MHz core/24 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C at 85 °C 	—	3.54	3.63	mA	—
		—	3.64	3.73		
I _{DD_VLPRCO}	Very-low-power run While(1) loop in flash in compute operation mode— 2 MHz LIRC mode, 2 MHz core/0.5 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	500	750	μA	—
I _{DD_VLPRCO}	Very-low-power-run While(1) loop in SRAM in compute operation mode— 8 MHz LIRC mode, 4 MHz core / 1 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	188	217	μA	—
I _{DD_VLPRCO}	Very-low-power run While(1) loop in SRAM in compute operation mode:—2 MHz LIRC mode, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	82	123	μA	—
I _{DD_VLPR}	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	503	754	μA	—
I _{DD_VLPR}	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 125 kHz core / 31.25 kHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	60	90	μA	—
I _{DD_VLPR}	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock enable, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	516	774	μA	—
I _{DD_VLPR}	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in SRAM in all peripheral clock disable, 4 MHz core / 1 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	209	350	μA	—
I _{DD_VLPR}	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in SRAM all peripheral clock enable, 4 MHz core / 1 MHz flash, V _{DD} = 3.0 V <ul style="list-style-type: none"> at 25 °C 	—	229	370	μA	—
I _{DD_VLPR}	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM in all					—

Table continues on the next page...

Table 11. KL03 WLCSP package power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
	peripheral clock disable, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V • at 25 °C	—	93	140	μA	
I _{DD_VLPR}	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all peripheral clock disable, 125 kHz core / 31.25 kHz flash, V _{DD} = 3.0 V • at 25 °C	—	31	81	μA	—
I _{DD_VLPR}	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all peripheral clock enable, 2 MHz core / 0.5 MHz flash, V _{DD} = 3.0 V • at 25 °C	—	103	154	μA	—
I _{DD_WAIT}	Wait mode current—core disabled, 48 MHz system/24 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V _{DD} = 3.0 V	—	1.4	1.94	mA	—
I _{DD_WAIT}	Wait mode current—core disabled, 24 MHz system/12 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V _{DD} = 3.0 V	—	1.02	1.24	mA	—
I _{DD_VLPW}	Very-low-power wait mode current, core disabled, 4 MHz system/ 1 MHz bus and flash, all peripheral clocks disabled, V _{DD} = 3.0 V	—	121	181	μA	—
I _{DD_VLPW}	Very-low-power wait mode current, core disabled, 2 MHz system/ 0.5 MHz bus and flash, all peripheral clocks disabled, V _{DD} = 3.0 V	—	59	97	μA	—
I _{DD_VLPW}	Very-low-power wait mode current, core disabled, 125 kHz system/ 31.25 kHz bus and flash, all peripheral clocks disabled, V _{DD} = 3.0 V	—	28	42	μA	—
I _{DD_PSTOP2}	Partial Stop 2, core and system clock disabled, 12 MHz bus and flash, V _{DD} = 3.0 V	—	1.53	2.03	mA	—
I _{DD_PSTOP2}	Partial Stop 2, core and system clock disabled, flash doze enabled, 12 MHz bus, V _{DD} = 3.0 V	—	0.881	1.18	mA	—
I _{DD_STOP}	Stop mode current at 3.0 V • at 25 °C and below • at 50 °C • at 85 °C	— — —	158 164 187	175.7 179.48 199.54	μA	—
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V • at 25 °C and below	— —	2.2 3.9	2.71 6.63		—

Table continues on the next page...

Table 11. KL03 WLCSP package power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
	<ul style="list-style-type: none"> at 50 °C at 85 °C 	—	13.9	18.25	μA	
I _{DD_VLPS}	Very-low-power stop mode current at 1.8 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C 	—	2.2	2.674	μA	—
		—	3.8	6.44		
		—	13.2	17.37		
I _{DD_VLLS3}	Very-low-leakage stop mode 3 current, all peripheral disable, at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C 	—	1.08	1.17	μA	—
		—	1.4	1.52		
		—	3.45	3.96		
I _{DD_VLLS3}	Very-low-leakage stop mode 3 current with RTC current, at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C 	—	1.47	1.56	μA	—
		—	1.82	1.94		
		—	3.93	4.44		
I _{DD_VLLS3}	Very-low-leakage stop mode 3 current with RTC current, at 1.8 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C 	—	1.33	1.42	μA	—
		—	1.65	1.77		
		—	3.56	4.07		
I _{DD_VLLS1}	Very-low-leakage stop mode 1 current all peripheral disabled at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C 	—	566	690	nA	—
		—	788	839		
		—	2270	2600		
I _{DD_VLLS1}	Very-low-leakage stop mode 1 current RTC enabled at 3.0 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C 	—	969	1059	nA	—
		—	1200	1251		
		—	2740	3070		
I _{DD_VLLS1}	Very-low-leakage stop mode 1 current RTC enabled at 1.8 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C 	—	826	916	nA	—
		—	1040	1091		
		—	2400	2730		
I _{DD_VLLS0}	Very-low-leakage stop mode 0 current all peripheral disabled (SMC_STOPCTRL[PORPO] = 0) at 3.0 V	—	265	373		—

Table continues on the next page...

Table 11. KL03 WLCSP package power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max. ¹	Unit	Notes
	<ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C 	—	467	512.9	nA	
I _{DD_VLLS0}	Very-low-leakage stop mode 0 current all peripheral disabled (SMC_STOPCTRL[PORPO] = 1) at 3 V <ul style="list-style-type: none"> at 25 °C and below at 50 °C at 85 °C 	—	77	350	nA	4
		—	255	465.70		
		—	1640	1994		

1. The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).
2. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
3. MCG_Lite configured for HIRC mode. CoreMark benchmark compiled using IAR 7.10 with optimization level high, optimized for balanced.
4. No brownout

Table 12. Low power mode peripheral adders — typical value

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105 ¹	
I _{LIRC8MHz}	8 MHz internal reference clock (LIRC) adder. Measured by entering STOP or VLPS mode with 8 MHz LIRC enabled, MCG_SC[FCRDIV]=000b, MCG_MC[LIRC_DIV2]=000b.	68	68	68	68	68	68	µA
I _{LIRC2MHz}	2 MHz internal reference clock (LIRC) adder. Measured by entering STOP mode with the 2 MHz LIRC enabled, MCG_SC[FCRDIV]=000b, MCG_MC[LIRC_DIV2]=000b.	27	27	27	27	27	27	µA
I _{EREFSTEN32KHz}	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled. <ul style="list-style-type: none"> VLLS1 VLLS3 VLPS STOP 	340	410	460	470	480	600	nA
		340	410	460	490	530	600	
		340	420	480	570	610	850	
		340	420	480	570	610	850	
I _{LPTMR}	LPTMR peripheral adder measured by placing the device in VLLS1 mode with LPTMR enabled using LPO.	30	30	30	85	100	200	nA

Table continues on the next page...

Table 12. Low power mode peripheral adders — typical value (continued)

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105 ¹	
I _{CMP}	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	15	15	15	15	15	15	μA
I _{RTC}	RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.	340	440	440	480	520	620	nA
I _{UART}	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption. <ul style="list-style-type: none"> LIRC8M (8 MHz internal reference clock) LIRC2M (2 MHz internal reference clock) 							
		85	85	85	85	85	85	μA
I _{TPM}	TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents. <ul style="list-style-type: none"> LIRC8M (8 MHz internal reference clock) LIRC2M (2 MHz internal reference clock) 							
		93	93	93	93	93	93	μA
I _{BG}	Bandgap adder when BGEN bit is set and device is placed in VLPx or VLLSx mode.							
		35	35	35	35	35	35	
I _{ADC}	ADC peripheral adder combining the measured values at V _{DD} and V _{DDA} by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	45	45	45	45	45	45	μA
I _{ADC}	ADC peripheral adder combining the measured values at V _{DD} and V _{DDA} by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	340	340	340	340	340	340	μA

1. For QFN packages only.

2.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG-Lite in HIRC for run mode, and LIRC for VLPR mode
- No GPIOs toggled
- Code execution from flash
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 3. Run mode supply current vs. core frequency (loop located in flash)




Figure 4. Run mode supply current vs. core frequency (loop located in SRAM)

General




Figure 5. VLPR mode current vs. core frequency (loop in SRAM)

2.2.6 EMC radiated emissions operating behaviors

Table 13. EMC radiated emissions operating behaviors for 24-pin QFN package

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	5	dBμV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	7	dBμV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	5	dBμV	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	5	dBμV	
V _{RE_IEC}	IEC/SAE level	0.15–1000	N	—	2, 3

1. Determined according to IEC 61967-2 (and SAE J1752/3) radiated radio frequency (RF) emissions measurement standard. Typical Configuration: Appendix B: DUT Software Configuration—2. Typical Configuration.
2. V_{DD} = 3.3 V, T_A = 25 °C, f_{irc48m} = 48 MHz, f_{SYS} = 48 MHz, f_{BUS} = 24 MHz
3. IEC/SAE Level Maximums: N≤12 dBμV, M≤18 dBμV, L≤24 dBμV, K≤30 dBμV, I ≤ 36 dBμV, H ≤ 42 dBμV, G≤48 dBμV.

2.2.7 EMC Radiated Emissions Web Search Procedure boilerplate

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to www.nxp.com.
2. Perform a keyword search for "EMC design"

2.2.8 Capacitance attributes

Table 14. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C_{IN}	Input capacitance	—	7	pF

2.3 Switching specifications

2.3.1 Device clock specifications

Table 15. Device clock specifications

Symbol	Description	Min.	Max.	Unit
Normal run mode				
f_{SYS}	System and core clock	—	48	MHz
f_{BUS}	Bus clock	—	24	MHz
f_{FLASH}	Flash clock	—	24	MHz
f_{LPTMR}	LPTMR clock	—	24	MHz
VLPR and VLPS modes ¹				
f_{SYS}	System and core clock	—	4	MHz
f_{BUS}	Bus clock	—	1	MHz
f_{FLASH}	Flash clock	—	1	MHz
f_{LPTMR}	LPTMR clock ²	—	24	MHz
f_{ERCLK}	External reference clock	—	16	MHz
f_{ERCLK}	External reference clock	—	32.768	kHz
f_{LPTMR_ERCLK}	LPTMR external reference clock	—	16	MHz
f_{TPM}	TPM asynchronous clock	—	8	MHz
f_{UART0}	UART0 asynchronous clock	—	8	MHz