imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Kinetis KL14 Sub-Family

48 MHz Cortex-M0+ Based Microcontroller

Designed with efficiency in mind. Compatible with all other Kinetis L families as well as Kinetis K1x family. General purpose MCU featuring market leading ultra low-power to provide developers an appropriate entry-level 32-bit solution. This product offers:

- Run power consumption down to 47 $\mu\text{A}/\text{MHz}$ in very low power run mode
- Static power consumption down to 2 µA with full state retention and 4 µs wakeup
- Ultra-efficient Cortex-M0+ processor running up to 48MHz with industry leading throughput
- Memory option is up to 128 KB flash and 16 KB RAM
- Energy-saving architecture is optimized for low power with 90 nm TFS technology, clock and power gating techniques, and zero wait state flash memory controller

Performance

• 48 MHz ARM[®] Cortex[®]-M0+ core

Memories and memory interfaces

- Up to 64 KB program flash memory
- Up to 8 KB SRAM

System peripherals

- Nine low-power modes to provide power optimization based on application requirements
- COP Software watchdog
- 4-channel DMA controller, supporting up to 63 request sources
- Low-leakage wakeup unit
- SWD debug interface and Micro Trace Buffer
- Bit Manipulation Engine


Clocks

- 32 kHz to 40 kHz or 3 MHz to 32 MHz crystal oscillator
- Multi-purpose clock source
- 1 kHz LPO clock

Operating Characteristics

- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range (ambient): -40 to 105°C

MKL14ZxxVFM4 MKL14ZxxVFT4 MKL14ZxxVLH4 MKL14ZxxVLK4



Human-machine interface

• Up to 70 general-purpose input/output (GPIO)

Communication interfaces

- Two 8-bit SPI modules
- One low power UART module
- Two UART modules
- Two I2C module

Analog Modules

- 12-bit SAR ADC
- Analog comparator (CMP) containing a 6-bit DAC and programmable reference input

Timers

- Six channel Timer/PWM (TPM)
- Two 2-channel Timer/PWM modules
- Periodic interrupt timers
- 16-bit low-power timer (LPTMR)
- Real time clock

Security and integrity modules

• 80-bit unique identification number per chip

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products. © 2012–2014 Freescale Semiconductor, Inc. All rights reserved.





Ordering Information

Part Number	Mer	nory	Maximum number of I\O's
	Flash (KB)	SRAM (KB)	
MKL14Z32VFM4	32	4	28
MKL14Z64VFM4	64	8	28
MKL14Z32VFT4	32	4	40
MKL14Z64VFT4	64	8	40
MKL14Z32VLH4	32	4	54
MKL14Z64VLH4	64	8	54
MKL14Z32VLK4	32	4	70
MKL14Z64VLK4	64	8	70

Related Resources

Туре	Description	Resource
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	KL1 Family Product Brief ¹
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KL14P80M48SF0RM ¹
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	KL14P80M48SF0 ¹
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KINETIS_L_xN97F ²
Package	Package dimensions are provided in package drawings.	QFN 32-pin: 98ASA00473D ¹
drawing		QFN 48-pin: 98ASA00466D ¹
		LQFP 64-pin: 98ASS23234W ¹
		LQFP 80-pin: 98ASS23174W ¹

1. To find the associated resource, go to http://www.freescale.com and perform a search using this term.

2. To find the associated resource, go to http://www.freescale.com and perform a search using this term with the "x" replaced by the revision of the device you are using.

Figure 1 shows the functional modules in the chip.






Figure 1. Functional block diagram



1	Rati	ngs5
	1.1	Thermal handling ratings5
	1.2	Moisture handling ratings
	1.3	ESD handling ratings5
	1.4	Voltage and current operating ratings
2	Ger	eral6
	2.1	AC electrical characteristics
	2.2	Nonswitching electrical specifications
		2.2.1 Voltage and current operating requirements7
		2.2.2 LVD and POR operating requirements7
		2.2.3 Voltage and current operating behaviors8
		2.2.4 Power mode transition operating behaviors9
		2.2.5 Power consumption operating behaviors
		2.2.6 EMC radiated emissions operating behaviors 15
		2.2.7 Designing with radiated emissions in mind16
		2.2.8 Capacitance attributes16
	2.3	Switching specifications16
		2.3.1 Device clock specifications16
		2.3.2 General switching specifications
	2.4	Thermal specifications17
		2.4.1 Thermal operating requirements 17
		2.4.2 Thermal attributes18
3	Peri	oheral operating requirements and behaviors18
	3.1	Core modules
		3.1.1 SWD electricals
	3.2	System modules
	3.3	Clock modules
		3.3.1 MCG specifications20
		3.3.2 Oscillator electrical specifications22
	3.4	Memories and memory interfaces24
		3.4.1 Flash electrical specifications24
	3.5	Security and integrity modules

	3.6	Analog		26
		3.6.1	ADC electrical specifications	26
		3.6.2	CMP and 6-bit DAC electrical specifications	29
	3.7	Timers		31
	3.8	Comm	unication interfaces	31
		3.8.1	SPI switching specifications	31
		3.8.2	Inter-Integrated Circuit Interface (I2C) timing	35
		3.8.3	UART	37
4	Dim	ensions	5	37
	4.1	Obtain	ing package dimensions	37
5	Pind	out		37
	5.1	KL14 5	Signal Multiplexing and Pin Assignments	37
	5.2	KL14 p	vinouts	40
6	Ord	ering pa	arts	44
	6.1	Determ	nining valid orderable parts	44
7	Part	identifi	cation	44
	7.1	Descrip	otion	45
	7.2	Format	t	45
	7.3	Fields.		45
	7.4	Examp	le	45
8	Terr	minolog	y and guidelines	46
	8.1	Definiti	on: Operating requirement	46
	8.2	Definiti	on: Operating behavior	46
	8.3	Definiti	on: Attribute	46
	8.4	Definiti	on: Rating	47
	8.5	Result	of exceeding a rating	47
	8.6	Relatio	nship between ratings and operating	
		require	ments	48
	8.7	Guideli	ines for ratings and operating requirements	48
	8.8	Definiti	on: Typical value	49
	8.9	Typica	I value conditions	50
9	Rev	ision his	story	50



1 Ratings

1.1 Thermal handling ratings

Table 1. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.2 Moisture handling ratings

Table 2. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.3 ESD handling ratings

Table 3. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

 Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.



1.4 Voltage and current operating ratings


Table 4. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V_{DD}	Digital supply voltage	-0.3	3.8	V
I _{DD}	Digital supply current		120	mA
V _{IO}	IO pin input voltage	-0.3	V _{DD} + 0.3	V
Ι _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

2 General

2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is V_{IL} + (V_{IH} - V_{IL}) / 2

Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- C_L=30 pF loads
- Slew rate disabled
- Normal drive strength

2.2 Nonswitching electrical specifications



Symbol	Description	Min.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	3.6	V	
V _{DDA}	Analog supply voltage	1.71	3.6	V	_
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	_
$V_{\rm SS} - V_{\rm SSA}$	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	_
V _{IH}	Input high voltage				_
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	$0.7 \times V_{DD}$	_	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				_
	• 2.7 V \leq V _{DD} \leq 3.6 V	_	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$	_	V	-
I _{ICIO}	IO pin negative DC injection current—single pin • V _{IN} < V _{SS} –0.3V	-3	_	mA	1
I _{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins				_
	Negative current injection	-25		mA	
V _{ODPU}	Open drain pullup voltage level	V _{DD}	V _{DD}	V	2
V _{RAM}	V _{DD} voltage required to retain RAM	1.2	_	V	_

2.2.1 Voltage and current operating requirements

Table 5. Voltage and current operating requirements

- 1. All I/O pins are internally clamped to V_{SS} through a ESD protection diode. There is no diode connection to V_{DD} . If V_{IN} greater than V_{IO_MIN} (= V_{SS} -0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = ($V_{IO_MIN} V_{IN}$)/II_{CIO}I.
- 2. Open drain outputs must be pulled to V_{DD} .

2.2.2 LVD and POR operating requirements

Table 6. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling V _{DD} POR detect voltage	0.8	1.1	1.5	V	_
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV = 01)	2.48	2.56	2.64	V	_
	Low-voltage warning thresholds — high range					1



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{LVW1H}	 Level 1 falling (LVWV = 00) 	2.62	2.70	2.78	V	
V _{LVW2H}	 Level 2 falling (LVWV = 01) 	2.72	2.80	2.88	V	
V _{LVW3H}	 Level 3 falling (LVWV = 10) 	2.82	2.90	2.98	V	
V _{LVW4H}	 Level 4 falling (LVWV = 11) 	2.92	3.00	3.08	V	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	_
	Low-voltage warning thresholds — low range					1
V _{LVW1L}	 Level 1 falling (LVWV = 00) 	1.74	1.80	1.86	v	
V _{LVW2L}	 Level 2 falling (LVWV = 01) 	1.84	1.90	1.96	v	
V _{LVW3L}	 Level 3 falling (LVWV = 10) 	1.94	2.00	2.06	v	
V _{LVW4L}	• Level 4 falling (LVWV = 11)	2.04	2.10	2.16	v	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	—	±40	—	mV	—
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	—
t _{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	—

Table 6. V_{DD} supply LVD and POR operating requirements (continued)

1. Rising thresholds are falling threshold + hysteresis voltage

2.2.3 Voltage and current operating behaviors

Table 7. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{OH}	Output high voltage — Normal drive pad (except RESET)				1, 2
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -5 mA	V _{DD} – 0.5	—	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -1.5 \text{ mA}$	V _{DD} – 0.5	_	V	
V _{OH}	Output high voltage — High drive pad (except RESET)				1, 2
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -18 mA	V _{DD} – 0.5	—	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -6 \text{ mA}$	V _{DD} – 0.5	_	V	
I _{OHT}	Output high current total for all ports	—	100	mA	_
V _{OL}	Output low voltage — Normal drive pad				1
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 5 mA	_	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 1.5 \text{ mA}$	—	0.5	V	



Symbol	Description	Min.	Max.	Unit	Notes
V _{OL}	Output low voltage — High drive pad				1
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 18 mA	_	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 6 \text{ mA}$	_	0.5	V	
I _{OLT}	Output low current total for all ports	-	100	mA	—
I _{IN}	Input leakage current (per pin) for full temperature range	_	1	μA	3
I _{IN}	Input leakage current (per pin) at 25 °C	_	0.025	μA	3
I _{IN}	Input leakage current (total all pins) for full temperature range	_	65	μA	3
I _{OZ}	Hi-Z (off-state) leakage current (per pin)	-	1	μA	—
R _{PU}	Internal pullup resistors	20	50	kΩ	4
R _{PD}	Internal pulldown resistors	20	50	kΩ	5

 Table 7. Voltage and current operating behaviors (continued)

- 1. PTB0, PTB1, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx_PCRn[DSE] control bit. All other GPIOs are normal drive only.
- 2. The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.
- 3. Measured at $V_{DD} = 3.6 V$
- 4. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}
- 5. Measured at VDD supply voltage = VDD min and Vinput = VDD

2.2.4 Power mode transition operating behaviors

All specifications except t_{POR} and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

POR and VLLSx \rightarrow RUN recovery use FEI clock mode at the default CPU and system frequency of 21 MHz, and a bus and flash clock frequency of 10.5 MHz.

Symbol	Description	Min.	Тур.	Max.	Unit	
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	—	_	300	μs	1
	• VLLS0 → RUN	_	95	115	μs	

 Table 8. Power mode transition operating behaviors

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	
	 VLLS1 → RUN 					
		—	93	115	μs	
	 VLLS3 → RUN 					
		—	42	53	μs	
	• LLS \rightarrow RUN					
		—	4	4.6	μs	
	 VLPS → RUN 					
			4	4.4	μs	
	• STOP \rightarrow RUN					
			4	4.4	μs	

 Table 8. Power mode transition operating behaviors (continued)

1. Normal boot (FTFA_FOPT[LPBOOT]=11).

2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Symbol	Description	Temp.	Тур.	Max	Unit	Note
I _{DDA}	Analog supply current	_	_	See note	mA	1
I _{DD_RUNCO_} CM	Run mode current in compute operation - 48 MHz core / 24 MHz flash/ bus disabled, LPTMR running using 4 MHz internal reference clock, CoreMark® benchmark code executing from flash, at 3.0 V	_	6.4	_	mA	2
I _{DD_RUNCO}	Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash, at 3.0 V	—	3.9	4.8	mA	3
I _{DD_RUN}	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V	_	5	5.9	mA	3
I _{DD_RUN}	Run mode current - 48 MHz core / 24	at 25 °C	6.2	6.5	mA	3, 4
	MHz bus and flash, all peripheral clocks enabled, code executing from flash, at 3.0 V	at 125 °C	6.8	7.1	mA	

Table 9. Power consumption operating behaviors





Symbol	Description	Temp.	Тур.	Max	Unit	Note
I _{DD_WAIT}	Wait mode current - core disabled / 48 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	_	3.1	3.8	mA	3
I _{DD_WAIT}	Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled • at 3.0 V	_	2.4	3.2	mA	3
I _{DD_PSTOP2}	Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus, at 3.0 V	_	1.6	2	mA	3
IDD_VLPRCO_CM	Very-low-power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, LPTMR running with 4 MHz internal reference clock, CoreMark benchmark code executing from flash, at 3.0 V	_	777	_	μΑ	5
I _{DD_VLPRCO}	Very low power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code executing from flash, at 3.0 V	_	171	420	μA	6
I _{DD_VLPR}	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V	_	204	449	μA	6
I _{DD_VLPR}	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code executing from flash, at 3.0 V	_	262	509	μA	4, 6
I _{DD_VLPW}	Very low power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	_	123	366	μΑ	6
I _{DD_STOP}	Stop mode current at 3.0 V	at 25 °C	319	343	μA	_
		at 50 °C	333	365	μA	
		at 70 °C	353	400	μA	
		at 85 °C	380	450	μA	
		at 105 °C	444	572	μA	
I _{DD_VLPS}	Very-low-power stop mode current at	at 25 °C	3.75	8.46	μA	-
	3.0 V	at 50 °C	6.66	13.41	μA	
		at 70 °C	12.9	25.71	μΑ	
		at 85 °C	22.7	44.06	μA	
		at 105 °C	48.4	90.1	μΑ	
I _{DD_LLS}	Low leakage stop mode current at 3.0	at 25 °C	1.68	2.09	μA	—
	v	at 50 °C	3.05	4.04	μA	



Symbol	Description	Temp.	Тур.	Max	Unit	Note
		at 70 °C	5.71	7.75	μA	
		at 85 °C	10	13.54	μA	
		at 105 °C	22.4	30.41	μA	
I _{DD_VLLS3}	Very low-leakage stop mode 3 current	at 25 °C	1.22	1.6	μA	—
	at 3.0 V	at 50 °C	2.25	2.31	μA	
		at 70 °C	4.21	5.44	μA	
		at 85 °C	7.37	9.44	μA	
		at 105 °C	16.6	21.76	μA	
I _{DD_VLLS1}	Very low-leakage stop mode 1 current	at 25 °C	0.58	0.94	μA	—
	at 3.0 V	at 50 °C	1.26	1.31	μA	
		at 70 °C	2.53	3.33	μA	
		at 85 °C	4.74	6.1	μA	
		at 105 °C	11.4	15.27	μA	
I _{DD_VLLS0}	Very low-leakage stop mode 0 current	at 25 °C	0.31	0.65	μA	—
	(SMC_STOPCTRL[PORPO] = 0) at 3.0	at 50 °C	0.99	1.43	μA	
	v	at 70 °C	2.25	3.01	μA	
		at 85 °C	4.46	5.83	μA	
		at 105 °C	11.13	14.99	μA	
I _{DD_VLLS0}	Very low-leakage stop mode 0 current	at 25 °C	0.12	0.47	μA	7
	(SMC_STOPCTRL[PORPO] = 1) at 3.0	at 50 °C	0.8	1.24	μA	
		at 70 °C	2.06	2.81	μA	
		at 85 °C	4.27	5.62	μA	
		at 105 °C	10.93	14.78	μA	

Table 9. Power consumption operating behaviors (continued)

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.

- 2. MCG configured for PEE mode. CoreMark benchmark compiled using Keil 4.54 with optimization level 3, optimized for time.
- 3. MCG configured for FEI mode.
- 4. Incremental current consumption from peripheral activity is not included.
- 5. MCG configured for BLPI mode. CoreMark benchmark compiled using IAR 6.40 with optimization level high, optimized for balanced.
- 6. MCG configured for BLPI mode.
- 7. No brownout.

Table 10. Low power mode peripheral adders — typical value

Symbol	Description	Temperature (°C)					Unit	
		-40	25	50	70	85	105	
I _{IREFSTEN4MHz}	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μA





Symbol	Description			٦	Tempera	ature (°	C)		Un
			-40	25	50	70	85	105	
I _{IREFSTEN32KHz}	32 kHz internal reference clock Measured by entering STOP m 32 kHz IRC enabled.		52	52	52	52	52	52	μA
I _{EREFSTEN4MHz}	External 4 MHz crystal clock as Measured by entering STOP o with the crystal enabled.		206	228	237	245	251	258	μA
I _{EREFSTEN32KHz}	External 32 kHz crystal clock	VLLS1	440	490	540	560	570	580	nA
	adder by means of the OSC0_CR[EREFSTEN and	VLLS3	440	490	540	560	570	580	
	EREFSTEN] bits. Measured	LLS	490	490	540	560	570	680	•
	by entering all modes with the	VLPS	510	560	560	560	610	680	
	crystal enabled.	STOP	510	560	560	560	610	680	
I _{CMP}	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.		22	22	22	22	22	22	μA
I _{RTC}	RTC peripheral adder measure the device in VLLS1 mode with kHz crystal enabled by means RTC_CR[OSCE] bit and the R for 1 minute. Includes ERCLK3 external crystal) power consum	n external 32 of the TC ALARM set 32K (32 kHz	432	357	388	475	532	810	nA
I _{UART}	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μA
	115200 baud rate. Includes selected clock source power consumption.	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I _{TPM}	TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output	MCGIRCLK (4 MHz internal reference clock)	86	86	86	86	86	86	μA
compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.	OSCERCLK (4 MHz external crystal)	235	256	265	274	280	287		
I _{BG}	Bandgap adder when BGEN b device is placed in VLPx, LLS, mode.		45	45	45	45	45	45	μA
I _{ADC}	ADC peripheral adder combini	ng the	366	366	366	366	366	366	μA

Table 10. Low power mode peripheral adders — typical value (continued)




Symbol	Description		Temperature (°C)					Unit
		-40	25	50	70	85	105	
	the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.							


Table 10. Low power mode peripheral adders — typical value

2.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA










Figure 4. VLPR mode current vs. core frequency

2.2.6 EMC radiated emissions operating behaviors

 Table 11. EMC radiated emissions operating behaviors for 64-pin LQFP package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	13	dBµV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	15	dBµV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	12	dBµV	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	7	dBµV	
V _{RE_IEC}	IEC level	0.15–1000	М	_	2, 3

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits -Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic



application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2. $V_{DD} = 3.3 \text{ V}, \text{ T}_{A} = 25 \text{ °C}, \text{ f}_{OSC} = 8 \text{ MHz} \text{ (crystal)}, \text{ f}_{SYS} = 48 \text{ MHz}, \text{ f}_{BUS} = 48 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

2.2.8 Capacitance attributes

Table 12. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN}	Input capacitance	—	7	pF

2.3 Switching specifications

2.3.1 Device clock specifications

Table 13. Device clock specifications

Symbol	Description	Min.	Max.	Unit
	Normal run mode			
f _{SYS}	System and core clock	—	48	MHz
f _{BUS}	Bus clock	—	24	MHz
f _{FLASH}	Flash clock	—	24	MHz
f _{LPTMR}	LPTMR clock	—	24	MHz
	VLPR and VLPS modes ¹			
f _{SYS}	System and core clock	—	4	MHz
f _{BUS}	Bus clock	—	1	MHz
f _{FLASH}	Flash clock	—	1	MHz
f _{LPTMR}	LPTMR clock ²	—	24	MHz
f _{ERCLK}	External reference clock	—	16	MHz



Symbol	Description	Min.	Max.	Unit
f _{LPTMR_ERCLK}	LPTMR external reference clock	—	16	MHz
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)		16	MHz
f _{TPM}	TPM asynchronous clock	—	8	MHz
f _{UART0}	UART0 asynchronous clock	—	8	MHz

Table 13. Device clock specifications (continued)

 The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN or from VLPR.

2. The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.

2.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO and UART signals.

Table 14. General switching specifications

Description	Min.	Max.	Unit	Notes
GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1
External RESET and NMI pin interrupt pulse width — Asynchronous path	100		ns	2
GPIO pin interrupt pulse width — Asynchronous path	16	—	ns	2
Port rise and fall time	_	36	ns	3

1. The greater synchronous and asynchronous timing must be met.

2. This is the shortest pulse that is guaranteed to be recognized.

3. 75 pF load

2.4 Thermal specifications

2.4.1 Thermal operating requirements

Table 15. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T _A	Ambient temperature	-40	105	°C



Peripheral operating requirements and behaviors

2.4.2 Thermal attributes

Board type	Symbol	Description	80 LQFP	64 LQFP	48 QFN	32 QFN	Unit	Notes
Single-layer (1S)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	70	71	84	92	°C/W	1
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	53	52	28	33	°C/W	
Single-layer (1S)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	_	59	69	75	°C/W	
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	_	46	22	27	°C/W	
_	R _{θJB}	Thermal resistance, junction to board	34	34	10	12	°C/W	2
_	R _{θJC}	Thermal resistance, junction to case	15	20	2.0	1.8	°C/W	3
_	Ψ_{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	0.6	5	5.0	8	°C/W	4

1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).

- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

3 Peripheral operating requirements and behaviors

3.1 Core modules



3.1.1 SWD electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1		ns
JЗ	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	—	ns
J11	SWD_CLK high to SWD_DIO data valid	—	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns

Table 17. SWD full voltage range electricals




Figure 5. Serial wire clock input timing



Peripheral operating requirements and behaviors




Figure 6. Serial wire data timing

3.2 System modules

There are no specifications necessary for the device's system modules.

3.3 Clock modules

3.3.1 MCG specifications

Table 18. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal V _{DD} and 25 °C	_	32.768	_	kHz	
f _{ints_t}	Internal reference frequency (slow clock) — user trimmed	31.25	—	39.0625	kHz	
$\Delta_{fdco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using C3[SCTRIM] and C4[SCFTRIM]	_	± 0.3	± 0.6	%f _{dco}	1



Symbol	Description		Min.	Тур.	Max.	Unit	Notes
Δf_{dco_t}		trimmed average DCO output Itage and temperature		+0.5/-0.7	± 3	%f _{dco}	1, 2
Δf_{dco_t}		trimmed average DCO output ed voltage and temperature	_	± 0.4	± 1.5	%f _{dco}	1, 2
f _{intf_ft}	Internal reference factory trimmed at	_	4	—	MHz		
∆f _{intf_ft}	Frequency deviation (fast clock) over te factory trimmed at	_	+1/-2	± 3	%f _{intf_ft}	2	
f _{intf_t}		Internal reference frequency (fast clock) — user trimmed at nominal V_{DD} and 25 °C			5	MHz	
f _{loc_low}	Loss of external cl RANGE = 00	(3/5) x f _{ints_t}	_	—	kHz		
f _{loc_high}	Loss of external clock minimum frequency — RANGE = 01, 10, or 11		(16/5) x f _{ints_t}	—	—	kHz	
		FI	L				
f _{fll_ref}	FLL reference frequency range		31.25	—	39.0625	kHz	
f _{dco}	DCO output frequency range	Low range (DRS = 00) 640 × f _{fll ref}	20	20.97	25	MHz	3, 4
		Mid range (DRS = 01) 1280 × f_{fll_ref}	40	41.94	48	MHz	
f _{dco_t_DMX3} 2	DCO output frequency	Low range (DRS = 00) 732 × f _{fll_ref}	_	23.99	_	MHz	5, 6
		Mid range (DRS = 01) 1464 × f _{fll_ref}	_	47.97	_	MHz	
J _{cyc_fll}	FLL period jitter • f _{VCO} = 48 M	Hz	_	180	—	ps	7
t _{fll_acquire}	FLL target frequer	ncy acquisition time		_	1	ms	8
		PI	L				ł
f _{vco}	VCO operating fre	quency	48.0	—	100	MHz	
I _{pll}		rent Hz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = / multiplier = 48)	_	1060	_	μΑ	9
I _{pll}	PLL operating current • PLL at 48 MHz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = 2 MHz, VDIV multiplier = 24)		_	600	_	μΑ	9
f _{pll_ref}	PLL reference free	quency range	2.0	_	4.0	MHz	
J _{cyc_pll}	PLL period jitter (F	RMS)					10
	• f _{vco} = 48 MH	lz	_	120	_	ps	
	• f _{vco} = 100 M			50		ps	



Peripheral operating requirements and behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
J _{acc_pll}	PLL accumulated jitter over 1µs (RMS)					10
	• f _{vco} = 48 MHz		1350		ps	
	• f _{vco} = 100 MHz	_	600	-	ps	
D _{lock}	Lock entry frequency tolerance	± 1.49		± 2.98	%	
D _{unl}	Lock exit frequency tolerance	± 4.47	_	± 5.97	%	
t _{pll_lock}	Lock detector detection time	-	_	150×10^{-6} + 1075(1/ f_{pll_ref})	S	11

Table 18. MCG specifications (continued)

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. The deviation is relative to the factory trimmed frequency at nominal V_{DD} and 25 °C, $f_{ints_{ft}}$.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
- The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco_t}) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

3.3.2 Oscillator electrical specifications

3.3.2.1 Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	—	3.6	V	
IDDOSC	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	-	500	—	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
		_	1.2	_	mA	

Table 19. Oscillator DC electrical specifications



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• 24 MHz	_	1.5	—	mA	
	• 32 MHz					
IDDOSC	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	-	μA	
	• 4 MHz		400	-	μA	
	• 8 MHz (RANGE=01)		500	-	μA	
	• 16 MHz		2.5	-	mA	
	• 24 MHz		3	-	mA	
	• 32 MHz	_	4	-	mA	
C _x	EXTAL load capacitance			_		2, 3
Cy	XTAL load capacitance					2, 3
R _F	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	_	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	—	_	—	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1		MΩ	
R_S	Series resistor — low-frequency, low-power mode (HGO=0)	—		_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_		_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	

Table 19.	Oscillator DC electrical s	pecifications	(continued)	ļ
-----------	-----------------------------------	---------------	-------------	---

V_{DD}=3.3 V, Temperature =25 °C
 See crystal or resonator manufacturer's recommendation



Peripheral operating requirements and behaviors

- 3. C_x,C_y can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

3.3.2.2 Oscillator frequency specifications Table 20. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low- frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f _{osc_hi_1}	Oscillator crystal or resonator frequency — high- frequency mode (low range) (MCG_C2[RANGE]=01)	3	—	8	MHz	
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	—	32	MHz	
f _{ec_extal}	Input clock frequency (external clock mode)		—	48	MHz	1, 2
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t _{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	—	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	—	ms	

1. Other frequency limits may apply when external clock is being used as a reference for the FLL

- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S
 register being set.

3.4 Memories and memory interfaces

3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.



3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm4}	Longword Program high-voltage time	—	7.5	18	μs	—
t _{hversscr}	Sector Erase high-voltage time	—	13	113	ms	1
t _{hversall}	Erase All high-voltage time	_	52	452	ms	1

Table 21. NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.

3.4.1.2 Flash timing specifications — commands Table 22. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{rd1sec1k}	Read 1s Section execution time (flash sector)	—	—	60	μs	1
t _{pgmchk}	Program Check execution time	—	—	45	μs	1
t _{rdrsrc}	Read Resource execution time	—	—	30	μs	1
t _{pgm4}	Program Longword execution time	—	65	145	μs	—
t _{ersscr}	Erase Flash Sector execution time	—	14	114	ms	2
t _{rd1all}	Read 1s All Blocks execution time	—	—	1.8	ms	—
t _{rdonce}	Read Once execution time	—	—	25	μs	1
t _{pgmonce}	Program Once execution time	—	65	_	μs	—
t _{ersall}	Erase All Blocks execution time	—	88	650	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	—		30	μs	1

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3.4.1.3 Flash high voltage current behaviors Table 23. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation		1.5	4.0	mA