# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# Kinetis KL27 Microcontroller

48 MHz ARM® Cortex®-M0+ and 32/64 KB Flash

The KL27 series is optimized for cost-sensitive and batterypowered applications requiring low-power USB connectivity. The product offers:

- USB FS 2.0 device without requiring an external crystal
- Embedded ROM with boot loader for flexible program upgrade
- · High accuracy internal voltage and clock reference
- FlexIO to support any standard and customized serial peripheral emulation
- Hardware CRC module
- Down to 46 µA/MHz in very low power run mode and 1.68  $\mu$ A in stop mode (RAM + RTC retained)

#### **Core Processor**

• ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ core up to 48 MHz

#### **Memories**

- 32/64 KB program flash memory
- 8/16 KB SRAM
- 16 KB ROM with build-in bootloader
- 32-byte backup register

#### System

- 4-channel asynchronous DMA controller
- Watchdog
- · Low-leakage wakeup unit
- Two-pin SWD (serial wire debug) programming and debug interface
- Micro trace buffer
- · Bit manipulation engine
- Interrupt controller

#### Clocks

- 48 MHz high accuracy (up to 0.5%) internal reference clock
- 8 MHz high accuracy (up to 3%) internal reference clock
- 1 kHz reference clock active under all low power modes (except VLLS0)
- 32-40 kHz and 3-32 MHz crystal oscillator

#### **Operating Characteristics**


#### Peripherals

- USB full-speed 2.0 device controller supporting crystal-less operation and keeping connections alive under ultra-low power
- One UART module supporting ISO7816, operating up to 1.5 Mbit/s
- Two low-power UART modules supporting asynchronous operation in low-power modes
- Two I2C modules supporting up to 1 Mbit/s
- Two 16-bit SPI modules supporting up to 24 Mbit/s for SPI1 and 12 Mbit/s for SPI0
- · One FlexIO module supporting emulation of additional UART, SPI, I2C, I2S, PWM and other serial modules, etc.
- One 16-bit ADC module with high accurate internal voltage reference, up to 17 channels and up to 818 ksps at equal to or less than 13-bit mode
- High-speed analog comparator containing a 6-bit DAC for programmable reference input

#### Timers

- One 6-channel Timer/PWM module
- Two 2-channel Timer/PWM modules
- One low-power timer
- Periodic interrupt timer
- Real time clock





5x5x.65 mm P .5(FM)



- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range: -40 to 105 °C

#### Packages

- 64 LQFP 10mm x 10mm, 0.5mm pitch, 1.6mm thickness
- 36 XFBGA 3.5mm x 3.5mm, 0.5mm pitch, 0.5mm thickness
- 32 QFN 5mm x 5mm, 0.5mm pitch, 0.65mm thickness
- 64 MAPBGA 5mm x 5mm, 0.5mm pitch, 1.23mm thickness (Package Your Way)
- 48 QFN 7mm x 7mm, 0.5mm pitch, 0.65mm thickness (Package Your Way)

#### Security and Integrity

- 80-bit unique identification number per chip
- Advanced flash security
- Hardware CRC module

#### I/O

• Up to 51 general-purpose input/output pins

#### Low Power

- Down to 46  $\mu\text{A/MHz}$  in very low power run mode
- Down to 1.68 µA in stop mode (RAM + RTC
  - retained)
- · Six flexible static modes

#### NOTE

The 48 QFN and 64 MAPBGA packages supporting MKLx7ZxxVFT4 and MKLx7ZxxVMP4 part numbers for this product are not yet available. However, these packages are included in Package Your Way program for Kinetis MCUs. Visit Freescale.com/KPYW for more details.

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	KL2xPB <sup>1</sup>
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KL27P64M48SF2RM <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	KL27P64M48SF2 <sup>1</sup>
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	xN87M <sup>2</sup>
Package	Package dimensions are provided in package drawings.	XFBGA 36-pin: 98ASA00708D
drawing		LQFP 64-pin: 98ASS23234W
		QFN 32-pin: 98ASA00615D
		QFN 48-pin: 98ASA00616D
		MAPBGA 64-pin: 98ASA00420D

- 1. To find the associated resource, go to http://www.freescale.com and perform a search using this term.
- 2. To find the associated resource, go to http://www.freescale.com and perform a search using this term with the "x" replaced by the revision of the device you are using.



# **Table of Contents**

1	Ord	ering info	ormation	4
2	Ove	rview		.4
	2.1	System	features	.5
		2.1.1	ARM Cortex-M0+ core	.5
		2.1.2	NVIC	. 6
		2.1.3	AWIC	6
		2.1.4	Memory	.7
		2.1.5	Reset and boot	8
		2.1.6	Clock options	. 9
		2.1.7	Security	.12
		2.1.8	Power management	12
		2.1.9	LLWU	.14
		2.1.10	Debug controller	15
		2.1.11	COP	. 15
	2.2	Periphe	ral features	16
		2.2.1	BME	. 16
		2.2.2	DMA and DMAMUX	.16
		2.2.3	ТРМ	. 17
		2.2.4	ADC	. 17
		2.2.5	VREF	. 18
		2.2.6	CMP	.19
		2.2.7	RTC	19
		2.2.8	PIT	. 20
		2.2.9	LPTMR	20
		2.2.10	CRC	.21
		2.2.11	UART	.21
		2.2.12	LPUART	22
		2.2.13	SPI	.22
		2.2.14	I2C	. 23
		2.2.15	USB	23
		2.2.16	FlexIO	. 24
		2.2.17	Port control and GPIO	24
3	Mer	nory map	)	. 26
4	Pind	outs		. 27
	4.1	KL27 Si	gnal Multiplexing and Pin Assignments	.27
	4.2	Pin prop	erties	.30
	4.3	Module	Signal Description Tables	34
		4.3.1	Core modules	34
		4.3.2	System modules	. 34
		4.3.3	Clock modules	. 35
		4.3.4	Analog	35
		4.3.5	Timer Modules	. 36
		4.3.6	Communication interfaces	. 37

		4.3.7	Human-machine interfaces (HMI)	38
	4.4	KL27 Fa	mily Pinouts	
	4.5	Package	dimensions	43
5	Elec	trical cha	aracteristics	51
	5.1	Ratings.		51
		5.1.1	Thermal handling ratings	
		5.1.2	Moisture handling ratings	
		5.1.3	ESD handling ratings	
		5.1.4	Voltage and current absolute operating	
			ratings	52
	5.2	General	-	53
		5.2.1	AC electrical characteristics	53
		5.2.2	Nonswitching electrical specifications	53
		5.2.3	Switching specifications	68
		5.2.4	Thermal specifications	69
	5.3	Peripher	al operating requirements and behaviors	70
		5.3.1	Core modules	70
		5.3.2	System modules	72
		5.3.3	Clock modules	72
		5.3.4	Memories and memory interfaces	75
		5.3.5	Security and integrity modules	77
		5.3.6	Analog	77
	5.4	Timers		85
	5.5	Commu	nication interfaces	85
		5.5.1	USB electrical specifications	85
		5.5.2	SPI switching specifications	86
		5.5.3	Inter-Integrated Circuit Interface (I2C) timing	90
		5.5.4	UART	92
6	Des	ign consi	derations	92
	6.1	Hardwar	e design considerations	92
		6.1.1	Printed circuit board recommendations	92
		6.1.2	Power delivery system	92
		6.1.3	Analog design	93
		6.1.4	Digital design	94
		6.1.5	Crystal oscillator	97
	6.2	Software	e considerations	98
7	Part	identifica	ation	99
	7.1		ion	
	7.2	Format		99
	7.3	Fields		99
8	Rev	ision hist	ory	100



# **1** Ordering information

The following chips are available for ordering.

Pro	Memory Package		IO and ADC channel					
Part number	Marking (Line1/Line2)	Flash (KB)	SRAM (KB)	Pin count	Package	GPIOs	GPIOs (INT/HD) <sup>1</sup>	ADC channels (SE/DP)
MKL27Z64VLH4	MKL27Z64 / VLH4	64	16	64	LQFP	51	51/6	17/2
MKL27Z32VLH4	MKL27Z32 / VLH4	32	8	64	LQFP	51	51/6	17/2
MKL27Z64VDA4	M27M6	64	16	36	XFBGA	30	30/6	14/3
MKL27Z32VDA4	M27M5	32	8	36	XFBGA	30	30/6	14/3
MKL27Z64VFM4	M27M6V	64	16	32	QFN	24	24/6	8/0
MKL27Z32VFM4	M27M5V	32	8	32	QFN	24	24/6	8/0
MKL27Z64VMP4	TBD	64	16	64	MAPBGA	51	51/6	17/2
MKL27Z32VMP4	TBD	32	8	64	MAPBGA	51	51/6	17/2
MKL27Z64VFT4	TBD	64	16	48	QFN	37	37/6	15/1
MKL27Z32VFT4	TBD	32	8	48	QFN	37	37/6	15/1

Table 1. Ordering information

1. INT: interrupt pin numbers; HD: high drive pin numbers

#### NOTE

The 48 QFN and 64 MAPBGA packages supporting MKLx7ZxxVFT4 and MKLx7ZxxVMP4 part numbers for this product are not yet available. However, these packages are included in Package Your Way program for Kinetis MCUs. Visit Freescale.com/KPYW for more details.

### 2 Overview

The following figure shows the system diagram of this device



#### Overview




Figure 1. System diagram

The crossbar switch connects bus masters and slaves using a crossbar switch structure. This structure allows up to four bus masters to access different bus slaves simultaneously, while providing arbitration among the bus masters when they access the same slave.

### 2.1 System features

The following sections describe the high-level system features.



#### 2.1.1 ARM Cortex-M0+ core

The enhanced ARM Cortex M0+ is the member of the Cortex-M series of processors targeting microcontroller cores focused on very cost sensitive, low power applications. It has a single 32-bit AMBA AHB-Lite interface and includes an NVIC component. It also has hardware debug functionality including support for simple program trace capability. The processor supports the ARMv6-M instruction set (Thumb) architecture including all but three 16-bit Thumb opcodes (52 total) plus seven 32-bit instructions. It is upward compatible with other Cortex-M profile processors.

### 2.1.2 NVIC

The Nested Vectored Interrupt Controller supports nested interrupts and 4 priority levels for interrupts. In the NVIC, each source in the IPR registers contains two bits. It also differs in number of interrupt sources and supports 32 interrupt vectors.

The Cortex-M family uses a number of methods to improve interrupt latency to up to 15 clock cycles for Cortex-M0+. It also can be used to wake the MCU core from Wait and VLPW modes.

### 2.1.3 AWIC

The asynchronous wake-up interrupt controller (AWIC) is used to detect asynchronous wake-up events in Stop mode and signal to clock control logic to resume system clocking. After clock restarts, the NVIC observes the pending interrupt and performs the normal interrupt or event processing. The AWIC can be used to wake MCU core from Stop and VLPS modes.

Wake-up sources are listed as below:

Wake-up source	Description
Available system resets	RESET pin with filter mode disabled or enabled when LPO is its clock source, COP when its clock source is enabled. COP can also work when its clock source is enabled during Stop mode.
Low-voltage detect	Power management controller—functional in Stop mode
Low-voltage warning	Power management controller—functional in Stop mode
Pin interrupts	Port control module—any enabled pin interrupt is capable of waking the system
ADC	The ADC is functional when using internal clock source or external crystal clock
CMP0	Interrupt in normal or trigger mode

 Table 2. AWIC stop wake-up sources

Table continues on the next page...



Wake-up source	Description
l <sup>2</sup> Cx	Address match wakeup
LPUART0 , LPUART1	Any enabled interrupt can be a source as long as the module remains clocked
UART2	Active edge on RXD
RTC	Alarm or seconds interrupt
NMI	NMI pin
TPMx	Any enabled interrupt can be a source as long as the module remains clocked
LPTMR	Any enabled interrupt can be a source as long as the module remains clocked
SPIx	Slave mode interrupt
FlexIO	Any enabled interrupt can be a source as long as the module remains clocked
USB	Any enabled interrupt can be a source as long as the module remains clocked

#### Table 2. AWIC stop wake-up sources (continued)

#### 2.1.4 Memory

This device has the following features:

- 8/16 KB of embedded RAM accessible (read/write) at CPU clock speed with 0 wait states.
- The non-volatile memory is divided into two arrays
  - 32/64 KB of embedded program memory
  - 16 KB ROM (built-in bootloader to support UART, I2C, USB, and SPI interfaces)

The program flash memory contains a 16-byte flash configuration field that stores default protection settings and security information. The page size of program flash is 1 KB.

The protection setting can protect 32 regions of the program flash memory from unintended erase or program operations.

The security circuitry prevents unauthorized access to RAM or flash contents from debug port.

• System register file

This device contains a 32-byte register file that is powered in all power modes.

Also, it retains contents during low power modes and is reset only during a power-on reset.



#### 2.1.5 Reset and boot

The following table lists all the reset sources supported by this device.

#### NOTE

In the following table, Y means the specific module, except for the registers, bits or conditions mentioned in the footnote, is reset by the corresponding Reset source. N means the specific module is not reset by the corresponding Reset source.

Reset	Descriptions	Modules								
sources		РМС	SIM	SMC	RCM	LLWU	Reset pin is negated	RTC	LPTMR	Others
POR reset	Power-on reset (POR)	Y	Y	Y	Y	Y	Y	Y	Y	Y
System resets	Low-voltage detect (LVD)	Y <sup>1</sup>	Y	Y	Y	Y	Y	Ν	Y	Y
	Low leakage wakeup (LLWU) reset	N	Y <sup>2</sup>	N	Y	Ν	Y <sup>3</sup>	Ν	N	Y
	External pin reset (RESET)	Y <sup>1</sup>	Y <sup>2</sup>	Y <sup>4</sup>	Y	Y	Y	Ν	N	Y
	Computer operating properly (COP) watchdog reset	Y <sup>1</sup>	Y <sup>2</sup>	Y <sup>4</sup>	Y <sup>5</sup>	Y	Y	Ν	N	Y
	Stop mode acknowledge error (SACKERR)	Y <sup>1</sup>	Y <sup>2</sup>	Y <sup>4</sup>	Y <sup>5</sup>	Y	Y	Ν	N	Y
	Software reset (SW)	Y <sup>1</sup>	Y <sup>2</sup>	Y <sup>4</sup>	Y <sup>5</sup>	Y	Y	Ν	N	Y
	Lockup reset (LOCKUP)	Y <sup>1</sup>	Y <sup>2</sup>	Y <sup>4</sup>	Y <sup>5</sup>	Y	Y	Ν	N	Y
	MDM DAP system reset	Y <sup>1</sup>	Y <sup>2</sup>	Y <sup>4</sup>	Y <sup>5</sup>	Y	Y	Ν	N	Y
Debug reset	Debug reset	Y <sup>1</sup>	Y <sup>2</sup>	Y <sup>4</sup>	Y <sup>5</sup>	Y	Y	Ν	N	Y

#### Table 3. Reset source

1. Except PMC\_LVDSC1[LVDV] and PMC\_LVDSC2[LVWV]

- 2. Except SIM\_SOPT1
- 3. Only if **RESET** is used to wake from VLLS mode.
- 4. Except SMC\_PMCTRL, SMC\_STOPCTRL, SMC\_PMSTAT
- 5. Except RCM\_RPFC, RCM\_RPFW, RCM\_FM

The CM0+ core adds support for a programmable Vector Table Offset Register (VTOR) to relocate the exception vector table after reset. This device supports booting from:

- internal flash
- boot ROM

8



The Flash Option (FOPT) register in the Flash Memory module (FTFA\_FOPT) allows the user to customize the operation of the MCU at boot time. The register contains read-only bits that are loaded from the NVM's option byte in the flash configuration field. Below is boot flow chart for this device.




Figure 2. Boot flow chart

The blank chip is default to boot from ROM and remaps the vector table to ROM base address, otherwise, it remaps to flash address.

### 2.1.6 Clock options

This chip provides a wide range of sources to generate the internal clocks. These sources include internal resistor capacitor (IRC) oscillators, external oscillators, external clock sources, and ceramic resonators. These sources can be configured to provide the required performance and optimize the power consumption.

The IRC oscillators include the high-speed internal resister capacitor (HIRC) oscillator, the low-speed internal resister capacitor (LIRC) oscillator, and the low power oscillator (LPO).

The HIRC oscillator generates a 48 MHz clock and synchronizes with the USB clock in full speed mode to achieve the required accuracy.

The LIRC oscillator generates an 8 MHz or 2 MHz clock, and default to 8 MHz system clock on reset. The LIRC oscillator cannot be used in any VLLS modes.

The LPO generates a 1 kHz clock and cannot be used in VLLS0 mode.



The system oscillator supports low frequency crystals (32 kHz to 40 kHz), high frequency crystals (1 MHz to 32 MHz), and ceramic resonators (1 MHz to 32 MHz). An external clock source, DC to 48 MHz, can be used as the system clock through the EXTAL0 pin. The external oscillator also supports a low speed external clock (32.768) kHz) on the RTC\_CLKIN pin for use with the RTC.

For more details on the clock operations and configurations, see Reference Manual.

The following figure is a high level block diagram of the clock generation.




Figure 3. Clock block diagram

In order to provide flexibility, many peripherals can select from multiple clock sources for operation. This enables the peripheral to select a clock that will always be available during operation in various operational modes.

The following table summarizes the clocks associated with each module.

Table 4. Module clocks

Module	Module Bus interface clock Internal clocks I/O interface clo						
Core modules							
Table continues on the next page							
10		Kinetis KL27	Microcontroller, Rev. 5, 04/2015				



Module	Bus interface clock	Internal clocks	I/O interface clocks					
ARM Cortex-M0+ core	Platform clock	Core clock	_					
NVIC	Platform clock	_	_					
DAP	Platform clock	_	SWD_CLK					
System modules								
DMA	System clock	_	_					
DMA Mux	Bus clock	_	_					
Port control	Bus clock							
Crossbar Switch	Platform clock		_					
Peripheral bridges	System clock	Bus clock	_					
LLWU, PMC, SIM, RCM	Bus clock	LPO	_					
Mode controller	Bus clock	_	_					
MCM	Platform clock	_	_					
COP watchdog	Bus clock	LPO, Bus Clock, MCGIRCLK, OSCERCLK	-					
CRC	Bus clock	_	_					
	Clo	cks						
MCG_Lite	Bus clock	MCGOUTCLK, MCGPCLK, MCGIRCLK, OSCERCLK, ERCLK32K	_					
OSC	Bus clock	OSCERCLK	—					
	Memory and me	emory interfaces						
Flash Controller	Platform clock	Flash clock	_					
Flash memory	Flash clock	—	—					
·	Ana	alog						
ADC	Bus clock	OSCERCLK	—					
CMP	Bus clock	—	—					
Internal Voltage Reference (VREF)	Bus clock	_	_					
	Tin	ners						
ТРМ	Bus clock	TPM clock	TPM_CLKIN0, TPM_CLKIN1					
PIT	Bus clock							
LPTMR	Bus clock	LPO, OSCERCLK, MCGPCLK, ERCLK32K	—					
RTC	Bus clock	ERCLK32K	RTC_CLKOUT, RTC_CLKIN					
	Communicat	ion interfaces						
USB FS (Device Only)	System clock	USB FS clock	—					
SPI0	Bus clock	_	SPI0_SCK					
SPI1	System clock	—	SPI1_SCK					
l <sup>2</sup> C0	System Clock	—	I2C0_SCL					

Table continues on the next page...



Module	Bus interface clock	Internal clocks	I/O interface clocks				
l <sup>2</sup> C1	System Clock	—	I2C1_SCL				
LPUART0, LPUART1	Bus clock	LPUART0 clock	—				
		LPUART1 clock					
UART2	Bus clock	—	—				
FlexIO	Bus clock	FlexIO clock	_				
Human-machine interfaces							
GPIO	Platform clock	—	—				

Table 4.	Module clocks	(continued)

#### 2.1.7 Security

Security state can be enabled via programming flash configuration field (0x40e). After enabling device security, the SWD port cannot access the memory resources of the MCU, and ROM boot loader is also limited to access flash and not allowed to read out flash information via ROM boot loader commands.

Access interface	Secure state	Unsecure operation
SWD port	Cannot access memory source by SWD interface	The debugger can write to the Flash Mass Erase in Progress field of the MDM-AP Control register to trigger a mass erase (Erase All Blocks) command
ROM boot loader Interface (UART/I2C/SPI/USB)	Limit access to the flash, cannot read out flash content	Send "FlashEraseAllUnsecureh" command or attempt to unlock flash security using the backdoor key

This device features 80-bit unique identification number, which is programmed in factory and loaded to SIM register after power-on reset.

#### 2.1.8 Power management

The Power Management Controller (PMC) expands upon ARM's operational modes of Run, Sleep, and Deep Sleep, to provide multiple configurable modes. These modes can be used to optimize current consumption for a wide range of applications. The WFI or WFE instruction invokes a Wait or a Stop mode, depending on the current configuration. For more information on ARM's operational modes, See the ARM® Cortex User Guide.



The PMC provides Run (Run), and Very Low Power Run (VLPR) configurations in ARM's Run operation mode. In these modes, the MCU core is active and can access all peripherals. The difference between the modes is the maximum clock frequency of the system and therefore the power consumption. The configuration that matches the power versus performance requirements of the application can be selected.

The PMC provides Wait (Wait) and Very Low Power Wait (VLPW) configurations in ARM's Sleep operation mode. In these modes, even though the MCU core is inactive, all of the peripherals can be enabled and operate as programmed. The difference between the modes is the maximum clock frequency of the system and therefore the power consumption.

The PMC provides Stop (Stop), Very Low Power Stop (VLPS), Low Leakage Stop (LLS), and Very Low Leakage Stop (VLLS) configurations in ARM's Deep Sleep operational mode. In these modes, the MCU core and most of the peripherals are disabled. Depending on the requirements of the application, different portions of the analog, logic, and memory can be retained or disabled to conserve power.

The Nested Vectored Interrupt Controller (NVIC), the Asynchronous Wake-up Interrupt Controller (AWIC), and the Low Leakage Wake-Up Controller (LLWU) are used to wake up the MCU from low power states. The NVIC is used to wake up the MCU core from WAIT and VLPW modes. The AWIC is used to wake up the MCU core from STOP and VLPS modes. The LLWU is used to wake up the MCU core from LLS and VLLSx modes.

For additional information regarding operational modes, power management, the NVIC, AWIC, or the LLWU, please refer to the Reference Manual.

The following table provides information about the state of the peripherals in the various operational modes and the modules that can wake MCU from low power modes.

Core mode	Device mode	Descriptions	
Run mode	Run	In Run mode, all device modules are operational.	
	Very Low Power Run	In VLPR mode, all device modules are operational at a reduced frequency except the Low Voltage Detect (LVD) monitor, which is disabled.	
Sleep mode	Wait         In Wait mode, all peripheral modules are operational. The MCU core is placed into Sleep mode.		
	Very Low Power Wait	In VLPW mode, all peripheral modules are operational at a reduced frequency except the Low Voltage Detect (LVD) monitor, which is disabled. The MCU core is placed into Sleep mode.	

 Table 6. Peripherals states in different operational modes

Table continues on the next page ...



Core mode	Device mode	Descriptions
Deep sleep	Stop	In Stop mode, most peripheral clocks are disabled and placed in a static state. Stop mode retains all registers and SRAMs while maintaining Low Voltage Detection protection. In Stop mode, the ADC, CMP, LPTimer, RTC, and pin interrupts are operational. The NVIC is disabled, but the AWIC can be used to wake up from an interrupt.
	Very Low Power Stop	In VLPS mode, the contents of the SRAM are retained. The CMP (low speed), ADC, OSC, RTC, LPTMR, TPM, FlexIO, LPUART, USB, and DMA are operational, LVD and NVIC are disabled, AWIC is used to wake up from interrupt.
	Low Leakage Stop	In LLS mode, the contents of the SRAM and the 32-byte system register file are retained. The CMP (low speed), LLWU, LPTMR, and RTC are operational. The ADC, CRC, DMA, FlexIO, I2C, LPUART, MCG-Lite, NVIC, PIT, SPI, TPM, UART, USB, and COP are static, but retain their programming. The GPIO, and VREF are static, retain their programming, and continue to drive their previous values.
	Very Low Leakage Stop	In VLLS modes, most peripherals are powered off and will resume operation from their reset state when the device wakes up. The LLWU, LPTMR, and RTC are operational in all VLLS modes.
		In VLLS3, the contents of the SRAM and the 32-byte system register file are retained. The CMP (low speed), and PMC are operational. The GPIO, and VREF are not operational but continue driving.
		In VLLS1, the contents of the 32-byte system register file are retained. The CMP (low speed), and PMC are operational. The GPIO, and VREF are not operational but continue driving.
		In VLLS0, the contents of the 32-byte system register file are retained. The PMC is operational. The GPIO is not operational but continues driving. The POR detection circuit can be enabled or disabled.

#### Table 6. Peripherals states in different operational modes (continued)

#### 2.1.9 LLWU

The LLWU module is used to wake MCU from low leakage power mode (LLS and VLLSx) and functional only on entry into a low-leakage power mode. After recovery from LLS, the LLWU is immediately disabled. After recovery from VLLSx, the LLWU continues to detect wake-up events until the user has acknowledged the wake-up event.

This device uses 8 external wakeup pin inputs and 4 internal modules as wakeup sources to the LLWU module.

The following is internal peripheral and external pin inputs as wakeup sources to the LLWU module.



LLWU pin	Module source or pin name
LLWU_P5	РТВО
LLWU_P6	PTC1
LLWU_P7	PTC3
LLWU_P8	PTC4
LLWU_P9	PTC5
LLWU_P10	PTC6
LLWU_P14	PTD4
LLWU_P15	PTD6
LLWU_M0IF	LPTMR0
LLWU_M1IF	CMP0
LLWU_M2IF	Reserved
LLWU_M3IF	Reserved
LLWU_M4IF	Reserved
LLWU_M5IF	RTC alarm
LLWU_M6IF	Reserved
LLWU_M7IF	RTC seconds

Table 7. Wakeup source

#### 2.1.10 Debug controller

This device supports standard ARM 2-pin SWD debug port. It provides register and memory accessibility from the external debugger interface, basic run/halt control plus 2 breakpoints and 2 watchpoints.

It also supports trace function with the Micro Trace Buffer (MTB), which provides a simple execution trace capability for the Cortex-M0+ processor.

### 2.1.11 COP

The COP monitors internal system operation and forces a reset in case of failure. It can run from bus clock, LPO, 8/2 MHz internal oscillator or external crystal oscillator. Optional window mode can detect deviations in program flow or system frequency.

The COP has the following features:

- Support multiple clock input, 1 kHz clock(LPO), bus clock, 8/2 MHz internal reference clock, external crystal oscillator
- Can work in Stop/VLPS and Debug mode



- Configurable for short and long timeout values, the longest timeout is up to 262 seconds
- Support window mode

### 2.2 Peripheral features

The following sections describe the features of each peripherals of the chip.

### 2.2.1 BME

The Bit Manipulation Engine (BME) provides hardware support for atomic readmodify-write memory operations to the peripheral address space in Cortex-M0+ based microcontrollers. It reduces up to 30% of the code size and up to 9% of the cycles for bit-oriented operations to peripheral registers.

The BME supports unsigned bit field extract, load-and-set 1-bit, load-and-clear 1-bit, bit field insert, logical AND/OR/XOR operations with byte, halfword or word-sized data type.

# 2.2.2 DMA and DMAMUX

The DMA controller module enables fast transfers of data, which provides an efficient way to move blocks of data with minimal processor interaction. The DMA controller in this device implements four channels which can be routed from up to 63 DMA request sources through DMA MUX module. Some of the peripheral request sources have asynchronous DMA capability which can be used to wake MCU from Stop mode. The peripherals which have such capability include LPUART0, LPUART1, FlexIO, TPM0-TPM2, ADC0, CMP0, PORTA-PORTE. The DMA channel 0 and 1 can be periodically triggered by PIT via DMA MUX.

Main features are listed below:

- Dual-address transfers via 32-bit master connection to the system bus and data transfers in 8-, 16-, or 32-bit blocks
- Supports programmable source and destination address and transfer size, optional modulo addressing from 16 bytes to 256 KB
- Automatic updates of source and destination addresses



- Auto-alignment feature for source or destination accesses allows block transfers to occur at the optimal size based on the address, byte count, and programmed size, which significantly improves the speed of block transfer
- Automatic single or double channel linking allows the current DMA channel to automatically trigger a DMA request to the linked channels without CPU intervention

For more information on asynchronous DMA, see AN4631.

#### 2.2.3 TPM

This device contains three low power TPM modules (TPM). All TPM modules are functional in Stop/VLPS mode if the clock source is enabled.

The TPM features include:

- TPM clock mode is selectable from external clock input or internal clock source, HIRC48M clock, external crystal input clock or LIRC2M/8M clock.
- Prescaler divide-by 1, 2, 4, 8, 16, 32, 64, or 128
- TPM includes a 16-bit counter
- Includes 6 channels that can be configured for input capture, output compare, edge-aligned PWM mode, or center-aligned PWM mode
- Support the generation of an interrupt and/or DMA request per channel or counter overflow
- Support selectable trigger input to optionally reset or cause the counter to start or stop incrementing
- Support the generation of hardware triggers when the counter overflows and per channel

# 2.2.4 ADC

this device contains one ADC module. This ADC module supports hardware triggers from TPM, LPTMR, PIT, RTC, external trigger pin and CMP output. It supports wakeup of MCU in low power mode when using internal clock source or external crystal clock.

ADC module has the following features:

- Linear successive approximation algorithm with up to 16-bit resolution
- Up to four pairs of differential and 17 single-ended external analog inputs
- Support selectable 16-bit, 13-bit, 11-bit, and 9-bit differential output mode, or 16bit, 12-bit, 10-bit, and 8-bit single-ended output modes



- Single or continuous conversion
- Configurable sample time and conversion speed/power
- Selectable clock source up to four
- Operation in low-power modes for lower noise
- Asynchronous clock source for lower noise operation with option to output the clock
- Selectable hardware conversion trigger
- Automatic compare with interrupt for less-than, greater-than or equal-to, within range, or out-of-range, programmable value
- Temperature sensor
- Hardware average function up to 32x
- Selectable voltage reference: external or alternate
- Self-Calibration mode

#### 2.2.4.1 Temperature sensor

This device contains one temperature sensor internally connected to the input channel of AD26, see Table 56 for details of the linearity factor.

The sensor must be calibrated to gain good accuracy, so as to provide good linearity, see also AN3031. We recommend to use internal reference voltage as ADC reference with long sample time.

#### 2.2.5 VREF

The Voltage Reference (VREF) can supply an accurate voltage output (1.2V typically) trimmed in 0.5 mV steps. It can be used in applications to provide a reference voltage to external devices or used internally as a reference to analog peripherals such as the ADC or CMP.

The VREF supports the following programmable buffer modes:

- Bandgap on only, used for stabilization and startup
- High power buffer mode
- Low-power buffer mode
- Buffer disabled

The VREF voltage output signal, bonded on VREFH for 48 QFN, 64 LQFP and 64 MAPBGA packages and on PTE30 for 32 QFN and 36 XFBGA packages, can be used by both internal and external peripherals in low and high power buffer mode. A 100 nF capacitor must always be connected between this pin and VSSA if the VREF is used. This capacitor must be as close to VREFO pin as possible.



### 2.2.6 CMP

The device contains one high-speed comparator and two 8-input multiplexers for both the inverting and non-inverting inputs of the comparator. Each CMP input channel connects to both muxes.

The CMP includes one 6-bit DAC, which provides a selectable voltage reference for various user application cases. Besides, the CMP also has several module-to-module interconnects in order to facilitate ADC triggering, TPM triggering, and interfaces.

The CMP has the following features:

- Inputs may range from rail to rail
- Programmable hysteresis control
- Selectable interrupt on rising-edge, falling-edge, or both rising or falling edges of the comparator output
- Selectable inversion on comparator output
- Capability to produce a wide range of outputs such as sampled, digitally filtered
- External hysteresis can be used at the same time that the output filter is used for internal functions
- Two software selectable performance levels: shorter propagation delay at the expense of higher power and Low power with longer propagation delay
- DMA transfer support
- Functional in all modes of operation except in VLLS0 mode
- The filter functions are not available in Stop, VLPS, LLS, or VLLSx modes
- Integrated 6-bit DAC with selectable supply reference source and can be power down to conserve power
- Two 8-to-1 channel mux

### 2.2.7 RTC

The RTC is an always powered-on block that remains active in all low power modes. The time counter within the RTC is clocked by a 32.768 kHz clock sourced from an external crystal using the oscillator or clock directly from RTC\_CLKIN pin.

RTC is reset on power-on reset, and a software reset bit in RTC can also initialize all RTC registers.

The RTC module has the following features

• 32-bit seconds counter with roll-over protection and 32-bit alarm



- 16-bit prescaler with compensation that can correct errors between 0.12 ppm and 3906 ppm
- Register write protection with register lock mechanism
- 1 Hz square wave or second pulse output with optional interrupt

### 2.2.8 PIT

The Periodic Interrupt Timer (PIT) is used to generate periodic interrupt to the CPU. It has two independent channels and each channel has a 32-bit counter. Both channels can be chained together to form a 64-bit counter.

Channel 0 can be used to periodically trigger DMA channel 0, and channel 1 can be used to periodically trigger DMA channel 1. Either channel can be programmed as an ADC trigger source, or TPM trigger source. Channel 0 can be programmed to trigger DAC.

The PIT module has the following features:

- Each 32-bit timers is able to generate DMA trigger
- Each 32-bit timers is able to generate timeout interrupts
- Two timers can be cascaded to form a 64-bit timer
- Each timer can be programmed as ADC/TPM trigger source
- Timer 0 is able to trigger DAC

### 2.2.9 LPTMR

The low-power timer (LPTMR) can be configured to operate as a time counter with optional prescaler, or as a pulse counter with optional glitch filter, across all power modes, including the low-leakage modes. It can also continue operating through most system reset events, allowing it to be used as a time of day counter.

The LPTMR module has the following features:

- 16-bit time counter or pulse counter with compare
  - Optional interrupt can generate asynchronous wakeup from any low-power mode
  - Hardware trigger output
  - Counter supports free-running mode or reset on compare
- Configurable clock source for prescaler/glitch filter
- Configurable input source for pulse counter



### 2.2.10 CRC

This device contains one cyclic redundancy check (CRC) module which can generate 16/32-bit CRC code for error detection.

The CRC module provides a programmable polynomial, WAS, and other parameters required to implement a 16-bit or 32-bit CRC standard.

The CRC module has the following features:

- Hardware CRC generator circuit using a 16-bit or 32-bit programmable shift register
- Programmable initial seed value and polynomial
- Option to transpose input data or output data (the CRC result) bitwise or bytewise.
- Option for inversion of final CRC result
- 32-bit CPU register programming interface

#### 2.2.11 UART

This device contains a basic universal asynchronous receiver/transmitter (UART) module with DMA function supported. Generally, this module is used in RS-232, RS-485, and other communications and supports LIN slave operation and ISO7816.

The UART module has the following features:

- Full-duplex operation
- 13-bit baud rate selection with /32 fractional divide, based on the module clock frequency
- Programmable 8-bit or 9-bit data format
- Programmable transmitter output polarity
- Programmable receive input polarity
- Up to 14-bit break character transmission.
- 11-bit break character detection option
- Two receiver wakeup methods with idle line or address mark wakeup
- Address match feature in the receiver to reduce address mark wakeup ISR overhead
- Ability to select MSB or LSB to be first bit on wire
- Support for ISO 7816 protocol to interface with SIM cards and smart cards
- Receiver framing error detection
- Hardware parity generation and checking



- 1/16 bit-time noise detection
- DMA interface

### 2.2.12 LPUART

This product contains two Low-Power UART modules, both of their clock sources are selectable from IRC48M, IRC8M/2M or external crystal clock, and can work in Stop and VLPS modes. They also support  $4 \times$  to  $32 \times$  data oversampling rate to meet different applications.

The LPUART module has the following features:

- Programmable baud rates (13-bit modulo divider) with configurable oversampling ratio from 4× to 32×
- Transmit and receive baud rate can operate asynchronous to the bus clock and can be configured independently of the bus clock frequency, support operation in Stop mode
- Interrupt, DMA or polled operation
- Hardware parity generation and checking
- Programmable 8-bit, 9-bit or 10-bit character length
- Programmable 1-bit or 2-bit stop bits
- Three receiver wakeup methods
  - Idle line wakeup
  - Address mark wakeup
  - Receive data match
- Automatic address matching to reduce ISR overhead:
  - Address mark matching
  - Idle line address matching
  - Address match start, address match end
- Optional 13-bit break character generation / 11-bit break character detection
- Configurable idle length detection supporting 1, 2, 4, 8, 16, 32, 64 or 128 idle characters
- Selectable transmitter output and receiver input polarity

# 2.2.13 SPI

This device contains two SPI modules. SPI modules support 8-bit and 16-bit modes. FIFO function is available only on SPI1 module.

The SPI modules have the following features:



- Full-duplex or single-wire bidirectional mode
- Programmable transmit bit rate
- Double-buffered transmit and receive data register
- Serial clock phase and polarity options
- Slave select output
- Mode fault error flag with CPU interrupt capability
- Control of SPI operation during wait mode
- Selectable MSB-first or LSB-first shifting
- Programmable 8- or 16-bit data transmission length
- Receive data buffer hardware match feature
- 64-bit FIFO mode for high speed/large amounts of data transfers
- Support DMA

### 2.2.14 I2C

This device contains two I2C modules, which support up to 1 Mbits/s by dual buffer features, and address match to wake MCU from the low power mode.

I2C modules support DMA transfer, and the interrupt condition can trigger DMA request when DMA function is enabled.

The I2C modules have the following features:

- Support for system management bus (SMBus) Specification, version 2
- Software programmable for one of 64 different serial clock frequencies
- Software-selectable acknowledge bit
- Arbitration-lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- START and STOP signal generation and detection
- Repeated START signal generation and detection
- Acknowledge bit generation and detection
- Bus busy detection
- General call recognition
- 10-bit address extension
- Programmable input glitch filter
- Low power mode wakeup on slave address match
- Range slave address support
- DMA support
- Double buffering support to achieve higher baud rate



### 2.2.15 USB

This device contains one USB module which implements a USB2.0 full-speed compliant peripheral and interfaces to the on-chip USBFS transceiver. It implements keep-alive feature to avoid re-enumerating when exiting from low power modes and enables HIRC48M to allow crystal-less USB operation.

The USBFS has the following features:

- USB 1.1 and 2.0 compliant full-speed device controller
- 16 bidirectional end points
- DMA or FIFO data stream interfaces
- Low-power consumption
- HIRC48 with clock-recovery is supported to eliminate the 48 MHz crystal. It is used for USB device-only implementation.
- USB keeps alive in low power mode down to VLPS and is able to wake MCU from low power mode

### 2.2.16 FlexIO

The FlexIO is a highly configurable module providing a wide range of protocols including, but not limited to UART, I2C, SPI, I2S, Camera IF, LCD RGB, PWM/ Waveform generation. The module supports programmable baud rates independent of bus clock frequency, with automatic start/stop bit generation.

The FlexIO module has the following features:

- Functional in VLPR/VLPW/Stop/VLPS mode provided the clock it is using remains enabled
- Four 32-bit double buffered shift registers with transmit, receive, and data match modes, and continuous data transfer
- The timing of the shifter' shift, load and store events are controlled by the highly flexible 16-bit timer assigned to the shifter
- Two or more shifter can be concatenated to support large data transfer sizes
- Each 16-bit timers operates independently, supports for reset, enable and disable on a variety of internal or external trigger conditions with programmable trigger polarity
- Flexible pin configuration supporting output disabled, open drain, bidirectional output data and output mode
- Supports interrupt, DMA or polled transmit/receive operation



#### 2.2.17 Port control and GPIO

The Port Control and Interrupt (PORT) module provides support for port control, digital filtering, and external interrupt functions. The GPIO data direction and output data registers control the direction and output data of each pin when the pin is configured for the GPIO function. The GPIO input data register displays the logic value on each pin when the pin is configured for any digital function, provided the corresponding Port Control and Interrupt module for that pin is enabled.

The following figure shows the basic I/O pad structure. This diagram applies to all I/O pins except PTA20/RESET\_b and those configured as pseudo open-drain outputs. PTA20/RESET\_b is a true open-drain pin without p-channel output driver or diode to the ESD bus. Pseudo open-drain pins have the p-channel output driver disabled when configured for open-drain operation. None of the I/O pins, including open-drain and pseudo open-drain pins, are allowed to go above VDD.




Figure 4. I/O simplified block diagram

The PORT module has the following features:

• all PIN support interrupt enable .